共 50 条
- [2] Two Novel Design Approaches for Optimized Reversible Multiplier Circuit 2019 5TH IEEE INTERNATIONAL WIE CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (WIECON-ECE 2019), 2019,
- [3] Inexact Signed Wallace Tree Multiplier Design Using Reversible Logic IEEE ACCESS, 2021, 9 : 108119 - 108130
- [4] Design of Efficient Reversible Multiplier ADVANCES IN COMPUTING AND INFORMATION TECHNOLOGY, VOL 3, 2013, 178 : 571 - +
- [8] Design of wallace tree multiplier and other components of a quantum ALU using reversible TSG gate QUANTUM INFORMATICS 2005, 2006, 6264
- [9] Design of Quantum Cost and Delay-Optimized Reversible Wallace Tree Multiplier Using Compressors ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY ALGORITHMS IN ENGINEERING SYSTEMS, VOL 1, 2015, 324 : 323 - 331