Interface trap generation in MOS transistors at high current densities

被引:1
作者
Neugroschel, A [1 ]
Sah, CT [1 ]
Cao, W [1 ]
机构
[1] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
关键词
D O I
10.1049/el:19981312
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new interface trap generation pathway is demonstrated in MOS transistors; The pathway is due to the electrical activation or dehydrogenation of the electronic traps at the SiO2/Si interface via chemical reduction by atomic hydrogen released From the interconnect during high-current density low-voltage stress.
引用
收藏
页码:1889 / 1891
页数:3
相关论文
共 50 条
[1]   SEPARATION AND DETERMINATION OF THE INTERFACE AND OXIDE TRAP DENSITIES IN MOS STRUCTURES BY THE TRANSIENT CURRENT TECHNIQUE [J].
KHOI, PH ;
MINH, PN ;
BINH, LTT ;
DUNG, HA ;
TUYEN, LTT .
PHYSICA STATUS SOLIDI A-APPLIED RESEARCH, 1993, 135 (02) :K91-K95
[2]   On the mechanism for interface trap generation in MOS transistors due to channel hot carrier stressing [J].
Chen, Z ;
Hess, K ;
Lee, JJ ;
Lyding, JW ;
Rosenbaum, E ;
Kizilyalli, I ;
Chetlur, S ;
Huang, R .
IEEE ELECTRON DEVICE LETTERS, 2000, 21 (01) :24-26
[3]   Interface-trap Charges on Recombination DC Current-Voltage Characteristics in MOS Transistors [J].
Chen, Zuhui ;
Jie, Bin B. ;
Sah, Chih-Tang .
NSTI NANOTECH 2008, VOL 3, TECHNICAL PROCEEDINGS: MICROSYSTEMS, PHOTONICS, SENSORS, FLUIDICS, MODELING, AND SIMULATION, 2008, :869-872
[4]   Interface trap generation in MOS structures by high-energy electron irradiation [J].
Halova, E. ;
Alexandrova, S. ;
Kaschieva, S. ;
Dmitriev, S. N. .
16 ISCMP: PROGRESS IN SOLID STATE AND MOLECULAR ELECTRONICS, IONICS AND PHOTONICS, 2010, 253
[5]   Aging Effects and Latent Interface-Trap Buildup in MOS Transistors [J].
Ding, Jiarui ;
Zhang, En Xia ;
Li, Kan ;
Luo, Xuyi ;
Gorchichko, Mariia ;
Fleetwood, Daniel M. .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2021, 68 (12) :2724-2735
[6]   Interface Trap Densities and Admittance Characteristics of III-V MOS capacitors [J].
Stemmer, S. ;
Chobpattana, V. ;
Son, J. ;
Rajan, S. .
DIELECTRIC MATERIALS AND METALS FOR NANOELECTRONICS AND PHOTONICS 10, 2012, 50 (04) :141-144
[7]   CURRENT PULSE GENERATION WITH POWER MOS-TRANSISTORS [J].
ZIENKO, SI ;
GRUDEN, MN ;
SMERDOV, VY .
INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1984, 27 (03) :642-644
[8]   Ultra-low constant-current generation with MOS interface-trap charge pump [J].
Çilingiroglu, U ;
Veeder, KT ;
Becker-Gómez, A .
2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, :275-278
[9]   ON THE HOT-CARRIER-INDUCED POSTSTRESS INTERFACE-TRAP GENERATION IN N-CHANNEL MOS-TRANSISTORS [J].
BELLENS, R ;
DESCHRIJVER, E ;
VANDENBOSCH, G ;
HEREMANS, P ;
MAES, HE ;
GROESENEKEN, G .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (03) :413-419
[10]   Performance and Reliability Improvement under High Current Densities in Black Phosphorus Transistors by Interface Engineering [J].
Li, Xuefei ;
Wu, Jingyi ;
Ye, Yunsheng ;
Li, Shengman ;
Li, Tiaoyang ;
Xiong, Xiong ;
Xu, Xiaole ;
Gao, Tingting ;
Xie, Xiaolin ;
Wu, Yanqing .
ACS APPLIED MATERIALS & INTERFACES, 2019, 11 (01) :1587-1594