Reliability Enhanced SRAM Bit-Cells

被引：0

作者：

Beiu, Valeriu ^{[1
]}

Tache, Mihai ^{[1
]}

Kharbash, Fekri ^{[1
]}

机构：

[1] United Arab Emirates Univ, Coll Informat Technol, POB 15551, Al Ain, U Arab Emirates

来源：

2014 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS) | 2014年

关键词：

CMOS; SRAM; sizing; SNM; reliability; NOISE MARGIN; DESIGN; LENGTH;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Noises and variations are ubiquitous, but are ill-understood and in most cases analyzed simplistically, leading to substantial overdesign costs. A novel reliability-centric design method based on unconventionally sizing transistors has been suggested lately. In this paper our aim is to design, simulate, and compare the benefits of unconventional sizing when applied to SRAM bit-cells. The unconventionally sized SRAM bit-cells achieve higher SNMs, having the potential to work correctly at supply voltages lower than those achieved using classically sized SRAM bit-cells.

引用

页码：229 / 232

页数：4

共 50 条

[41] Bit-Line Decoupled SRAM for Reducing Read Delays in Near Threshold Voltage Operations
Park, Hyunchul
Park, Jongsun
2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 7 - 8
[42] Silicon nanotube SRAM and its SEU reliability
Jayakumar, G. Durga
Srinivasan, R.
SUPERLATTICES AND MICROSTRUCTURES, 2017, 106 : 129 - 138
[43] Ultra-High Density Monolithic 3-D FinFET SRAM With Enhanced Read Stability
Bhattacharya, Debajit
Jha, Niraj K.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (08) : 1176 - 1187
[44] A low power single bit-line configuration dependent 7T SRAM bit cell with process-variation-tolerant enhanced read performance
Rawat, Bhawna
Mittal, Poornima
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 115 (01) : 77 - 92
[45] Single Bit -Line 10T SRAM cell for Low power and High SNM
Banga, Himanshu
Agarwal, Dheeraj
2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 433 - 438
[46] Improving Testability and Reliability of Advanced SRAM Architectures
Kinseher, Josef
Voelker, Moritz
Polian, Ilia
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2019, 7 (03) : 456 - 467
[47] Characterization of Random Telegraph Noise and its impact on reliability of SRAM sense amplifiers
Martin-Martinez, J.
Diaz, J.
Rodriguez, R.
Nafria, M.
Aymerich, X.
Roca, E.
Fernandez, F. V.
Rubio, A.
2014 5TH EUROPEAN WORKSHOP ON CMOS VARIABILITY (VARI), 2014,
[48] A Hybrid Technique Based on ECC and Hardened Cells for Tolerating Random Multiple-Bit Upsets in SRAM Arrays
Gil-Tomas, Daniel
Saiz-Adalid, Luis J.
Gracia-Moran, Joaquin
Baraza-Calvo, J. Carlos
Gil-Vicente, Pedro J.
IEEE ACCESS, 2024, 12 : 70662 - 70675
[49] A write bit-line free sub-threshold SRAM cell with fully half-select free feature and high reliability for ultra-low power applications
Karamimanesh, Mehrzad
Abiri, Ebrahim
Hassanli, Kourosh
Salehi, Mohammad Reza
Darabi, Abdolreza
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2022, 145
[50] Design of Radiation Hardened 12T SRAM with Enhanced Reliability and Read/Write Latency for Space Application
Ansari, Mohd Sakib S.
Kavitha, S.
Reniwal, B. S.
Vishvakarma, S. K.
2023 36TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2023 22ND INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, VLSID, 2023, : 104 - 108

← 1 2 3 4 5 →