Reliability Enhanced SRAM Bit-Cells

被引：0

作者：

Beiu, Valeriu ^{[1
]}

Tache, Mihai ^{[1
]}

Kharbash, Fekri ^{[1
]}

机构：

[1] United Arab Emirates Univ, Coll Informat Technol, POB 15551, Al Ain, U Arab Emirates

来源：

2014 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS) | 2014年

关键词：

CMOS; SRAM; sizing; SNM; reliability; NOISE MARGIN; DESIGN; LENGTH;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Noises and variations are ubiquitous, but are ill-understood and in most cases analyzed simplistically, leading to substantial overdesign costs. A novel reliability-centric design method based on unconventionally sizing transistors has been suggested lately. In this paper our aim is to design, simulate, and compare the benefits of unconventional sizing when applied to SRAM bit-cells. The unconventionally sized SRAM bit-cells achieve higher SNMs, having the potential to work correctly at supply voltages lower than those achieved using classically sized SRAM bit-cells.

引用

页码：229 / 232

页数：4

共 50 条

[1] On SRAM Bit-Cells Once Again
Tache, Mihai
Kharbash, Fekri
Beiu, Valeriu
2014 10TH INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION TECHNOLOGY (IIT), 2014, : 80 - 83
[2] Performance comparison of 6T SRAM bit-cells based on side-contacted FED and CMOS
Ghafouri, Tara
Manavizadeh, Negin
ALEXANDRIA ENGINEERING JOURNAL, 2020, 59 (05) : 3715 - 3729
[3] Transient Response of 0.18-μm SOI MOSFETs and SRAM Bit-Cells to Heavy-Ion Irradiation for Variable SOI Film Thickness
Aditya, Kritika
Jha, Chandan K.
Basra, Sanjeev
Jatana, H. S.
Dixit, Abhisek
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (11) : 4826 - 4833
[4] Subtle gate oxide defect elimination to improve the reliability of a 32M-bit SRAM product
Kuo, Chinte
Zhang, David Wei
Wei, Wen
Chen, Frank
Pang, Albert
MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2016, 41 : 485 - 490
[5] Soft Error Reliability of SRAM cells during the three operation states
Marques, Cleiton M.
Meinhardt, Cristina
Butzen, Paulo F.
21ST IEEE LATIN-AMERICAN TEST SYMPOSIUM (LATS 2020), 2020,
[6] Power Analysis of Bit interleaving 9T SRAM array
Karthika, S.
SivaMangai, N. M.
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 275 - 280
[7] A multiple bit upset tolerant SRAM memory
Neuberger, G
De Lima, F
Carro, L
Reis, R
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2003, 8 (04) : 577 - 590
[8] Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications
Zhao, Qiang
Peng, Chunyu
Chen, Junning
Lin, Zhiting
Wu, Xiulong
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (03) : 848 - 852
[9] Optimization of SEU Simulations for SRAM Cells Reliability under Radiation
K. Castellani-Coulié
H. Aziza
G. Micolau
J-M. Portal
Journal of Electronic Testing, 2012, 28 : 331 - 338
[10] Optimization of SEU Simulations for SRAM Cells Reliability under Radiation
Castellani-Coulie, K.
Aziza, H.
Micolau, G.
Portal, J-M.
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (03): : 331 - 338

← 1 2 3 4 5 →