Nanodamascene metal-insulator-metal single electron transistor prepared by atomic layer deposition of tunnel barrier and subsequent reduction of metal surface oxide

被引:0
|
作者
Karbasian, Golnaz [1 ]
Orlov, Alexei O. [1 ]
Snider, Gregory L. [1 ]
机构
[1] Univ Notre Dame, Dept Elect Engn, Notre Dame, IN 46556 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present an experimental demonstration of a metallic single electron transistor fabricated using plasma enhanced atomic layer deposition (PEALD) of tunnel barrier dielectric followed by reduction of the metal surface that was oxidized during ALD. We found that ALD deposition of a thin SiO2 layer results in the formation of NiO on the surface of Ni that significantly increases the effective tunnel barrier thickness in Ni-SiO2-Ni tunnel junctions. We demonstrate that NiO can be fully reduced to Ni by annealing in a 95% Ar - 5% H-2 ambient at 400 degrees C.
引用
收藏
页数:2
相关论文
共 50 条
  • [1] Metal-Insulator-Metal Single Electron Transistors with Tunnel Barriers Prepared by Atomic Layer Deposition
    Karbasian, Golnaz
    McConnell, Michael S.
    George, Hubert
    Schneider, Louisa C.
    Filmer, Matthew J.
    Orlov, Alexei O.
    Nazarov, Alexei N.
    Snider, Gregory L.
    APPLIED SCIENCES-BASEL, 2017, 7 (03):
  • [2] Fabrication of nanodamascene metallic single electron transistors with atomic layer deposition of tunnel barrier
    Karbasian, Golnaz
    Orlov, Alexei O.
    Snider, Gregory L.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2015, 33 (06):
  • [3] Microstructural evolution of metal-insulator-metal capacitor prepared by atomic-layer-deposition system at elevated temperature
    Lin, C.H.
    Wang, C.C.
    Tzeng, P.J.
    Liang, C.S.
    Lo, W.M.
    Li, H.Y.
    Lee, L.S.
    Lo, S.C.
    Chou, Y.W.
    Tsai, M.J.
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (4 B): : 3036 - 3039
  • [4] Microstructural evolution of metal-insulator-metal capacitor prepared by atomic-layer-deposition system at elevated temperature
    Lin, C. H.
    Wang, C. C.
    Tzeng, P. J.
    Liang, C. S.
    Lo, W. M.
    Li, H. Y.
    Lee, L. S.
    Lo, S. C.
    Chou, Y. W.
    Tsai, M. J.
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3036 - 3039
  • [5] ELLIPSOMETRICAL DETERMINATION OF BARRIER THICKNESSES OF METAL-INSULATOR-METAL TUNNEL JUNCTIONS
    KNORR, K
    SOLID STATE COMMUNICATIONS, 1973, 12 (07) : 615 - 619
  • [6] Atomic layer deposition of ZrO2 on W for metal-insulator-metal capacitor application
    Lee, SY
    Kim, H
    McIntyre, PC
    Saraswat, KC
    Byun, JS
    APPLIED PHYSICS LETTERS, 2003, 82 (17) : 2874 - 2876
  • [7] An oxidation barrier layer for metal-insulator-metal capacitors: ruthenium silicide
    Matsui, Y
    Nakamura, Y
    Shimamoto, Y
    Hiratani, M
    THIN SOLID FILMS, 2003, 437 (1-2) : 51 - 56
  • [8] Nanostructured Barrier Type Anodic Oxide Metal-Insulator-Metal Capacitors
    Kannadassan, D.
    Karthik, R.
    Bhagini, Maryam Shojaei
    Mallick, P. S.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2012, 7 (04) : 400 - 404
  • [10] A Difference in Using Atomic Layer Deposition or Physical Vapour Deposition TiN as Electrode Material in Metal-Insulator-Metal and Metal-Insulator-Silicon Capacitors
    Groenland, A. W.
    Wolters, R. A. M.
    Kovalgin, A. Y.
    Schmitz, J.
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2011, 11 (09) : 8368 - 8373