Architecture design and hardware implementation of AES encryption algorithm

被引：1

作者：

Wei, Hongling ^{[1
]}

Li, Hongyan ^{[1
]}

Chen, Mingying ^{[1
]}

机构：

[1] East Univ Heilongjiang, Dept Mechatron Engn, Harbin, Peoples R China

来源：

2020 5TH INTERNATIONAL CONFERENCE ON MECHANICAL, CONTROL AND COMPUTER ENGINEERING (ICMCCE 2020) | 2020年

关键词：

data encryption; hardware; FPGA; AES;

D O I：

10.1109/ICMCCE51767.2020.00353

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

With the rapid development of the information society, network information security has attracted more attention. Traditional software encryption technology is becoming more and more difficult to ensure people's information security. How to quickly and efficiently ensure people's information security has become one of the key projects studied by scholars. Under this background, this paper designs a simple advanced encryption standard AES FPGA hardware implementation. The content includes the hardware structure design of AES encryption algorithm, comprehensive wiring with Quartus II 13.0, and simulation verification on Modelsim se 10.5.

引用

页码：1611 / 1614

页数：4

共 50 条

[41] Design and Implementation of Hardware Architecture for Denoising Using FPGA
Jeon, ByungMoo
Lee, SangJun
Jin, Jungdong
Dung Duc Nguyen
Jeon, Jae Wook
2013 IEEE 9TH INTERNATIONAL COLLOQUIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS (CSPA), 2013, : 83 - 88
[42] An Efficient Hardware Design for Combined AES and AEGIS
Sardar, Amit
Das, Bijoy
Chowdhury, Dipanwita Roy
2019 EIGHTH INTERNATIONAL CONFERENCE ON EMERGING SECURITY TECHNOLOGIES (EST), 2019,
[43] Design and Analysis of Logic Encryption Based 128-Bit AES Algorithm: A Case Study
Chhabra, Surbhi
Lata, Kusum
IEEE INDICON: 15TH IEEE INDIA COUNCIL INTERNATIONAL CONFERENCE, 2018,
[44] Celerity Hardware Implementation of the AES with Data Parallel and Pipelining Architecture inside the Round Function
Yang, Shouwen
Li, Hui
Zhang, Xiaotao
Zhao, Gang
2013 12TH IEEE INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS (TRUSTCOM 2013), 2013, : 1690 - 1695
[45] Implementation of AES algorithm using VHDL
Kumar, Amit
Kumar, Manoj
Balramudu, P.
2017 INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC), 2017, : 732 - 737
[46] An efficient crossover architecture for hardware parallel implementation of genetic algorithm
Faraji, Rasoul
Naji, Hamid Reza
NEUROCOMPUTING, 2014, 128 : 316 - 327
[47] Lightweight Security Hardware Architecture Using DWT and AES Algorithms
Algredo-Badillo, Ignacio
Castillo-Soria, Francisco R.
Ramirez-Gutierrez, Kelsey A.
Morales-Rosales, Luis
Medina-Santiago, Alejandro
Feregrino-Uribe, Claudia
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2018, E101D (11): : 2754 - 2761
[48] A New Efficient Symmetric Encryption Algorithm Design and Implementation
Tawalbeh, Lo'ai
Al-Hajsalem, Hend
Abu-Qtaish, Tasneem
Khatatbeh, Ayat
JOURNAL OF INFORMATION ASSURANCE AND SECURITY, 2012, 7 (02): : 102 - 110
[49] Lightweight Implementation of the AES Encryption Algorithm for IoT Applications Constrained by Memory and Processing Power
Baneasa, Andrei
Donca, Radu
Besoiu, Sorin
Buleandra, Debora
2024 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION, QUALITY AND TESTING, ROBOTICS, AQTR, 2024, : 35 - 40
[50] Multicore implementation of EME2 AES Disk Encryption algorithm using OpenMP
Hadagali, Chandraprabha
2017 8TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2017,

← 1 2 3 4 5 →