Architecture design and hardware implementation of AES encryption algorithm

被引：1
作者：
Wei, Hongling [1 ]
Li, Hongyan [1 ]
Chen, Mingying [1 ]
机构：
[1] East Univ Heilongjiang, Dept Mechatron Engn, Harbin, Peoples R China
来源：
2020 5TH INTERNATIONAL CONFERENCE ON MECHANICAL, CONTROL AND COMPUTER ENGINEERING (ICMCCE 2020) | 2020年
关键词：
data encryption; hardware; FPGA; AES;
D O I：
10.1109/ICMCCE51767.2020.00353
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
With the rapid development of the information society, network information security has attracted more attention. Traditional software encryption technology is becoming more and more difficult to ensure people's information security. How to quickly and efficiently ensure people's information security has become one of the key projects studied by scholars. Under this background, this paper designs a simple advanced encryption standard AES FPGA hardware implementation. The content includes the hardware structure design of AES encryption algorithm, comprehensive wiring with Quartus II 13.0, and simulation verification on Modelsim se 10.5.
引用
收藏
页码：1611 / 1614
页数：4
相关论文
共 50 条
  • [31] Efficient Hardware Implementation of Image Watermarking Using DWT and AES Algorithm
    Singh, Gulroz
    Lamba, Mankirat Singh
    PROCEEDINGS OF THE 2015 39TH NATIONAL SYSTEMS CONFERENCE (NSC), 2015,
  • [32] A reconfigurable and compact subpipelined architecture for AES encryption and decryption
    Li, Ke
    Li, Hua
    Mund, Graeme
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2023, 2023 (01)
  • [33] A reconfigurable and compact subpipelined architecture for AES encryption and decryption
    Ke Li
    Hua Li
    Graeme Mund
    EURASIP Journal on Advances in Signal Processing, 2023
  • [34] Efficient Architecture Design for the AES-128 Algorithm on Embedded Systems
    Mondal, Rupam
    Ngo, Hau
    Shey, James
    Rakvic, Ryan
    Walker, Owens
    Brown, Dane
    17TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2020 (CF 2020), 2020, : 89 - 97
  • [35] High Performance Data Encryption with AES Implementation on FPGA
    Chen, Shuang
    Hu, Wei
    Li, Zhenhao
    2019 IEEE 5TH INTL CONFERENCE ON BIG DATA SECURITY ON CLOUD (BIGDATASECURITY) / IEEE INTL CONFERENCE ON HIGH PERFORMANCE AND SMART COMPUTING (HPSC) / IEEE INTL CONFERENCE ON INTELLIGENT DATA AND SECURITY (IDS), 2019, : 149 - 153
  • [36] AES Encryption and Decryption Algorithm for High-Speed Design FPGA-Based
    Zhou Yong-hong
    Shao Jin-xiang
    Xiao Shun-wen
    Tang Zheng-ming
    NATIONAL CONFERENCE OF HIGHER VOCATIONAL AND TECHNICAL EDUCATION ON COMPUTER INFORMATION, 2010, : 266 - +
  • [37] FPGA Implementation of Efficient AES Encryption
    Priya, S. Sridevi Sathya
    Kumar, P. Karthigai
    SivaMangai, N. M.
    Rejula, V.
    2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [38] Implementation and Analysis of AES Encryption on GPU
    Li, Qinjian
    Zhong, Chengwen
    Zhao, Kaiyong
    Mei, Xinxin
    Chu, Xiaowen
    2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 843 - 848
  • [39] Hardware/software implementation 3-way algorithm for image encryption
    Dang, PP
    Chau, PM
    SECURITY AND WATERMARKING OF MULTIMEDIA CONTENTS II, 2000, 3971 : 274 - 283
  • [40] A RELIABLE FAULT DETECTION SCHEME FOR THE AES HARDWARE IMPLEMENTATION
    Bedoui, Mouna
    Mestiri, Hassen
    Bouallegue, Belgacem
    Machhout, Mohsen
    2016 INTERNATIONAL SYMPOSIUM ON SIGNAL, IMAGE, VIDEO AND COMMUNICATIONS (ISIVC), 2016, : 47 - 52
12345