Architecture design and hardware implementation of AES encryption algorithm

被引：1
作者：
Wei, Hongling [1 ]
Li, Hongyan [1 ]
Chen, Mingying [1 ]
机构：
[1] East Univ Heilongjiang, Dept Mechatron Engn, Harbin, Peoples R China
来源：
2020 5TH INTERNATIONAL CONFERENCE ON MECHANICAL, CONTROL AND COMPUTER ENGINEERING (ICMCCE 2020) | 2020年
关键词：
data encryption; hardware; FPGA; AES;
D O I：
10.1109/ICMCCE51767.2020.00353
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
With the rapid development of the information society, network information security has attracted more attention. Traditional software encryption technology is becoming more and more difficult to ensure people's information security. How to quickly and efficiently ensure people's information security has become one of the key projects studied by scholars. Under this background, this paper designs a simple advanced encryption standard AES FPGA hardware implementation. The content includes the hardware structure design of AES encryption algorithm, comprehensive wiring with Quartus II 13.0, and simulation verification on Modelsim se 10.5.
引用
收藏
页码：1611 / 1614
页数：4
相关论文
共 50 条
  • [21] The Design and Implementation of 128-bit AES encryption in PRIME
    Ming, Yan
    Jian-hua, Dai
    PROCEEDINGS OF 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (ICCSIT 2010), VOL 7, 2010, : 345 - 348
  • [22] A High Throughput/Gate AES Hardware Architecture by Compressing Encryption and Decryption Datapaths - Toward Efficient CBC-Mode Implementation
    Ueno, Rei
    Morioka, Sumio
    Homma, Naofumi
    Aoki, Takafumi
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2016, 2016, 9813 : 538 - 558
  • [23] PSP CO2: An Efficient Hardware Architecture for AES Algorithm for High Throughput
    Karthigaikumar, P.
    Christy, N. Anitha
    Mangai, N. M. Siva
    WIRELESS PERSONAL COMMUNICATIONS, 2015, 85 (01) : 305 - 323
  • [24] Programmable Cellular Automata (PCA) Based Advanced Encryption Standard (AES) Hardware Architecture
    Maiti, Nirmalya S.
    Ghosh, Soumyabrata
    Shikdar, Biplab K.
    Chandhuri, P. Pal
    CELLULAR AUTOMATA, 2010, 6350 : 271 - +
  • [25] PSP CO2: An Efficient Hardware Architecture for AES Algorithm for High Throughput
    P. Karthigaikumar
    N. Anitha Christy
    N. M. Siva Mangai
    Wireless Personal Communications, 2015, 85 : 305 - 323
  • [26] Design and implementation of area optimized AES algorithm on reconfigurable FPGA
    Rady, Ahmed
    El Sehely, Ehab
    El Hennawy, A. M.
    2007 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 247 - +
  • [27] A new ASIC implementation of an advanced encryption standard (AES) crypto-hardware accelerator
    Ahmad, Nabihah
    Hasan, S. M. Rezaul
    MICROELECTRONICS JOURNAL, 2021, 117
  • [28] Efficient Hardware Implementation of the Lightweight Block Encryption Algorithm LEA
    Lee, Donggeon
    Kim, Dong-Chan
    Kwon, Daesung
    Kim, Howon
    SENSORS, 2014, 14 (01) : 975 - 994
  • [29] HARDWARE IMPLEMENTATION OF SERPENT ENCRYPTION ALGORITHM ON XILINX FPGA DEVICES
    Grozea, Constantin
    Guiman, Gheorghe
    Hritcu, Daniel-Tiberius
    Radoi, Ionut
    18TH INTERNATIONAL CONFERENCE - THE KNOWLEDGE-BASED ORGANIZATION: APPLIED TECHNICAL SCIENCES AND ADVANCED MILITARY TECHNOLOGIES, CONFERENCE PROCEEDING 3, 2012, : 240 - 242
  • [30] FPGA implementation of AES algorithm for high throughput using folded parallel architecture
    Rahimunnisa, K.
    Karthigaikumar, P.
    Rasheed, Soumiya
    Jayakumar, J.
    SureshKumar, S.
    SECURITY AND COMMUNICATION NETWORKS, 2014, 7 (11) : 2225 - 2236
12345