Architecture design and hardware implementation of AES encryption algorithm

被引：1
作者：
Wei, Hongling [1 ]
Li, Hongyan [1 ]
Chen, Mingying [1 ]
机构：
[1] East Univ Heilongjiang, Dept Mechatron Engn, Harbin, Peoples R China
来源：
2020 5TH INTERNATIONAL CONFERENCE ON MECHANICAL, CONTROL AND COMPUTER ENGINEERING (ICMCCE 2020) | 2020年
关键词：
data encryption; hardware; FPGA; AES;
D O I：
10.1109/ICMCCE51767.2020.00353
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
With the rapid development of the information society, network information security has attracted more attention. Traditional software encryption technology is becoming more and more difficult to ensure people's information security. How to quickly and efficiently ensure people's information security has become one of the key projects studied by scholars. Under this background, this paper designs a simple advanced encryption standard AES FPGA hardware implementation. The content includes the hardware structure design of AES encryption algorithm, comprehensive wiring with Quartus II 13.0, and simulation verification on Modelsim se 10.5.
引用
收藏
页码：1611 / 1614
页数：4
相关论文
共 50 条
  • [1] The Design of a High-Throughput Hardware Architecture for the AES-GCM Algorithm
    Lin, Ming-Bo
    Chuang, Jen-Hua
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2024, 70 (01) : 425 - 432
  • [2] Implementation of Pipelined Hardware Architecture for AES Algorithm using FPGA
    Kumar, J. Senthil
    Mahalakshmi, C.
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK TECHNOLOGIES (ICCNT), 2014, : 260 - 264
  • [3] Design, and evaluation of data-dependent hardware for AES encryption algorithm
    Atono, Ryoichiro
    Ichikawa, Shuichi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2006, E89D (07): : 2301 - 2305
  • [4] Design Space Exploration of the AES Encryption Algorithm Implementation for Securing CAN Protocol
    Monfared, Mohamad Sadegh
    Noori, Hamid
    Abazari, Mohammad Amin
    2019 9TH INTERNATIONAL CONFERENCE ON COMPUTER AND KNOWLEDGE ENGINEERING (ICCKE 2019), 2019, : 380 - 385
  • [5] Successful Implementation of AES Algorithm in Hardware
    Borhan, Rozita
    Aziz, Raja Mohd Fuad Tengku
    IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS DESIGN, SYSTEMS AND APPLICATIONS (ICEDSA 2012), 2012, : 27 - 32
  • [6] AES hardware implementation in FPGA for algorithm acceleration purpose
    Gielata, Artur
    Russek, Pawel
    Wiatr, Kazimierz
    ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 137 - 140
  • [7] Design and implementation of AES (Rijndael) algorithm
    Parikh, C
    Patel, P
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2004, : 85 - 89
  • [8] FPGA Implementation of Chaotic based AES Image Encryption Algorithm
    Shah, Syed Shahzad Hussain
    Raja, Gulistan
    2015 IEEE INTERNATIONAL CONFERENCE ON SIGNAL AND IMAGE PROCESSING APPLICATIONS (ICSIPA), 2015, : 574 - 577
  • [9] Design and implementation of AES (Rijndael) Algorithm
    Patel, P
    Parikh, C
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2003, : 126 - 130
  • [10] DESIGN OF NEW TINY CIRCUITS FOR AES ENCRYPTION ALGORITHM
    Dalmisli, K. Volkan
    Ors, Berna
    2009 3RD INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS (SCS 2009), 2009, : 565 - 569
12345