DLL-Based Pulse-Width Modulation Digital-to-Analog Converter for Continuous-Time Sigma Delta Modulators

被引:0
作者
Chen, Zong-Yi [1 ]
Hung, Chung-Chih [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
来源
2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2014年
关键词
BANDWIDTH; JITTER;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, the DLL-based pulse-width modulation (PWM) digital-to-analog converter (DAC) is proposed to convert the output of multi-bit quantizer to a single-bit pulse-width modulated signal in the modified continuous-time sigma-delta modulators (CT-SDMs) with improved signal transfer function (STF). The DLL-based PWM DAC is more robust to clock jitter and excess loop delay (ELD) effects than conventional multi-bit DAC and other PWM DAC with similar speed and power requirements of the integrators in CT-SDMs. Furthermore, the proposed PWM DAC is based on inherently linear single-bit DAC, so the dynamic-element matching (DEM) techniques, which increase the circuit complexity and power consumption to compensate the mismatch of unit elements in the multi-bit DAC, can be removed in CT-SDMs.
引用
收藏
页码:757 / 760
页数:4
相关论文
共 46 条
[41]   Design of a 4th-Order Feed-Forward-Compensated Operational Amplifier for Multi-GHz Sampling Frequency Continuous-Time Bandpass Sigma-Delta Modulators [J].
Gebreyohannes, Fikre Tsigabu ;
Louerat, Marie-Minerve ;
Aboushady, Hassan .
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[42]   A Direct Current-Sensing VCO-Based 2nd-Order Continuous-Time Sigma-Delta Modulator for Biosensor Readout Applications [J].
Lee, Shuenn-Yuh ;
Hsieh, Yi-Ting ;
Lee, Hao-Yun ;
Chang, Shih-Shuo ;
Chen, Ju-Yi .
IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2024, 18 (02) :288-298
[43]   Dual-output modulation in time-wavelength interleaved photonic analog-to-digital converter based on actively mode-locked laser [J].
Zhang, Huajie ;
Zou, Weiwen ;
Yang, Guang ;
Chen, Jianping .
CHINESE OPTICS LETTERS, 2016, 14 (03)
[44]   A 25-kHz-BW 97.4-dB-SNDR SAR-Assisted Continuous-Time 1-0 MASH Delta-Sigma Modulator With Digital Noise Coupling [J].
Lee, Dong-Hun ;
Lozada, Kent Edrian ;
Kim, Ye-Dam ;
Kim, Ho-Jin ;
Cho, Youngjae ;
Choi, Michael ;
Ryu, Seung-Tak .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (10) :3232-3241
[45]   A 4.2-mW 10-MHz BW 74.4-dB SNDR Continuous-Time Delta-Sigma Modulator With SAR-Assisted Digital-Domain Noise Coupling [J].
Jang, Il-Hoon ;
Seo, Min-Jae ;
Cho, Sang-Hyun ;
Lee, Jae-Keun ;
Baek, Seung-Yeob ;
Kwon, Sunwoo ;
Choi, Michael ;
Ko, Hyung-Jong ;
Ryu, Seung-Tak .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (04) :1139-1148
[46]   A 0.38-mW 200-kHz-BW Digital-Intensive Single-Opamp Fourth-Order Continuous-Time Delta-Sigma Modulator With Third-Order Digital Noise Coupling in 28-nm CMOS [J].
Lozada, Kent Edrian ;
Kim, Ye-Dam ;
Kim, Ho-Jin ;
Cho, Youngjae ;
Choi, Michael ;
Ryu, Seung-Tak .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2025, 60 (04) :1236-1247