DLL-Based Pulse-Width Modulation Digital-to-Analog Converter for Continuous-Time Sigma Delta Modulators

被引:0
作者
Chen, Zong-Yi [1 ]
Hung, Chung-Chih [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
来源
2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2014年
关键词
BANDWIDTH; JITTER;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, the DLL-based pulse-width modulation (PWM) digital-to-analog converter (DAC) is proposed to convert the output of multi-bit quantizer to a single-bit pulse-width modulated signal in the modified continuous-time sigma-delta modulators (CT-SDMs) with improved signal transfer function (STF). The DLL-based PWM DAC is more robust to clock jitter and excess loop delay (ELD) effects than conventional multi-bit DAC and other PWM DAC with similar speed and power requirements of the integrators in CT-SDMs. Furthermore, the proposed PWM DAC is based on inherently linear single-bit DAC, so the dynamic-element matching (DEM) techniques, which increase the circuit complexity and power consumption to compensate the mismatch of unit elements in the multi-bit DAC, can be removed in CT-SDMs.
引用
收藏
页码:757 / 760
页数:4
相关论文
共 45 条
  • [31] VCO-BASED CONTINUOUS-TIME SIGMA DELTA ADC BASED ON A DUAL-VCO-QUANTIZER-LOOP STRUCTURE
    Xu, Z. T.
    Zhang, X. L.
    Chen, J. Z.
    Hu, S. G.
    Yu, Q.
    Liu, Y.
    Lim, W. M.
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (09)
  • [32] A systematic design methodology for power-optimal design of high-order multi-bit continuous-time Delta-Sigma modulators
    Ke, Yi
    Radiom, Soheil
    Craninckx, Jan
    Vandenbosch, Guy
    Gielen, Georges G. E.
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 58 (03) : 215 - 225
  • [33] An Automatic On-Chip Calibration Technique for Static and Dynamic DAC Error Correction in High-Speed Continuous-Time Delta-Sigma Modulators
    Basak, Debajit
    Kalani, Sarthak
    Zhang, Yang
    Pun, Kong-Pang
    [J]. IEEE ACCESS, 2019, 7 : 172097 - 172109
  • [34] Time-based all-digital sigma-delta modulators for nanometer low voltage CMOS data converters
    Lin, YiQiao
    Ismail, Mohammed
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (03) : 801 - 808
  • [35] A TDC-Based Two-Step Quantizer With Swapper Technique for a Multibit Continuous-Time Delta-Sigma Modulator
    Lin, Chen-Chien
    Weng, Chan-Hsiang
    Wei, Tzu-An
    Lin, Yung-Yu
    Lin, Tsung-Hsien
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (02) : 75 - 79
  • [36] System level design and analysis of a fourth-order continuous-time delta-sigma modulator using relaxed gain-band-width amplifiers
    Hasanzadeh, Mohammad Reza
    Abrishamifar, Adib
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2017, 45 (11) : 1576 - 1599
  • [37] A wideband time-based continuous-time sigma-delta modulator with 2nd order noise-coupling based on passive elements
    Tamaddon, Mohsen
    Yavari, Mohammad
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2016, 44 (03) : 759 - 779
  • [38] A low-power and low-complexity continuous-time Gm-C based Delta-Sigma modulator for WCDMA/UMTS
    Webb, Matthew
    Tang, Hua
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2009, 96 (06) : 585 - 602
  • [40] Design of a 4th-Order Feed-Forward-Compensated Operational Amplifier for Multi-GHz Sampling Frequency Continuous-Time Bandpass Sigma-Delta Modulators
    Gebreyohannes, Fikre Tsigabu
    Louerat, Marie-Minerve
    Aboushady, Hassan
    [J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,