DLL-Based Pulse-Width Modulation Digital-to-Analog Converter for Continuous-Time Sigma Delta Modulators

被引:0
作者
Chen, Zong-Yi [1 ]
Hung, Chung-Chih [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
来源
2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2014年
关键词
BANDWIDTH; JITTER;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, the DLL-based pulse-width modulation (PWM) digital-to-analog converter (DAC) is proposed to convert the output of multi-bit quantizer to a single-bit pulse-width modulated signal in the modified continuous-time sigma-delta modulators (CT-SDMs) with improved signal transfer function (STF). The DLL-based PWM DAC is more robust to clock jitter and excess loop delay (ELD) effects than conventional multi-bit DAC and other PWM DAC with similar speed and power requirements of the integrators in CT-SDMs. Furthermore, the proposed PWM DAC is based on inherently linear single-bit DAC, so the dynamic-element matching (DEM) techniques, which increase the circuit complexity and power consumption to compensate the mismatch of unit elements in the multi-bit DAC, can be removed in CT-SDMs.
引用
收藏
页码:757 / 760
页数:4
相关论文
共 45 条
  • [21] A Mostly-Digital Variable-Rate Continuous-Time Delta-Sigma Modulator ADC
    Taylor, Gerry
    Galton, Ian
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (12) : 2634 - 2646
  • [22] Single op-amp second-order loop filter for continuous-time delta-sigma modulators
    Cho, Young-Kyun
    Park, Bong Hyuk
    ELECTRONICS LETTERS, 2015, 51 (08) : 620 - 621
  • [23] Less jitter sensitive NTF design for NRZ multi-bit continuous-time Delta-Sigma modulators
    Shamsi, Hossein
    IEICE ELECTRONICS EXPRESS, 2008, 5 (21): : 895 - 900
  • [24] Efficient Broadband Current-Mode Adder-Quantizer Design for Continuous-Time Sigma-Delta Modulators
    Park, Chang-Joon
    Onabajo, Marvin
    Geddada, Hemasundar Mohan
    Karsilayan, Aydin Ilker
    Silva-Martinez, Jose
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (09) : 1920 - 1930
  • [25] High-level Comparison of Control-Bounded A/D Converters and Continuous-Time Sigma-Delta Modulators
    Feyling, Fredrik
    Malmberg, Hampus
    Wulff, Carsten
    Loeliger, Hans-Andrea
    Ytterdal, Trond
    2022 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2022,
  • [26] Automatic tuning of digitally-controllable positive-feedback OTAs in continuous-time sigma-delta modulators
    Irfansyah, Astria Nur
    Nicholson, Andrew Peter
    Iberzanov, Artemij
    Jenkins, Julian
    Lehmann, Torsten
    Hamilton, Tara Julia
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 89 (02) : 469 - 483
  • [27] Linearity Enhancement of VCO-Based Continuous-Time Delta-Sigma ADCs Using Digital Feedback Residue Quantization
    Choi, Moo-Yeol
    Kong, Bai-Sun
    ELECTRONICS, 2021, 10 (22)
  • [28] High-performance time-based continuous-time sigma-delta modulators using single-opamp resonator and noise-shaped quantizer
    Tamaddon, Mohsen
    Yavari, Mohammad
    MICROELECTRONICS JOURNAL, 2016, 56 : 110 - 121
  • [29] Design of a 4th-order Multi-stage Feedforward Operational Amplifier for Continuous-time Bandpass Delta Sigma Modulators
    Yang, Xi
    Lee, Hae-Seung
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1058 - 1061
  • [30] A PLL-based synthesizer for tunable digital clock generation in a continuous-time ΣΔ A/D converter
    Segundo, Jokin
    Quintanilla, Luis
    Arias, Jesus
    Enriquez, Lourdes
    Hernandez, Jesus M.
    Vicente, Jose
    INTEGRATION-THE VLSI JOURNAL, 2009, 42 (01) : 24 - 33