Implementation of an FPGA-based DCDS video processor for CCD imaging

被引：2
|
作者：
Tulloch, Simon [1 ]
机构：
[1] European Southern Observ, Karl Schwarzschild Str 2, D-85748 Munich, Germany
来源：
HIGH ENERGY, OPTICAL, AND INFRARED DETECTORS FOR ASTRONOMY VII | 2016年 / 9915卷
关键词：
DCDS; CCD; FPGA; Video Processor;
D O I：
10.1117/12.2240405
中图分类号：
P1 [天文学];
学科分类号：
0704 ;
摘要：
Noise modeling of an E2V CCD231 suggested that a weighted double correlated sampler (DCDS) processor could offer small noise improvements at low pixel rates. The model was used to produce synthetic video waveforms that were then processed at various ADC frequencies and analogue bandwidths to identify the best weighting strategy and preamplifier design. An FPGA-based DCDS controller was then built, first to measure the actual CCD noise spectrum and then to verify the earlier theoretical results.
引用
收藏
页数：17
相关论文
共 50 条
  • [21] Implementation of a kind of FPGA-based binary phase coded radar signal processor architecture
    Tian, L.-Y. (tianliyu@bit.edu.cn), 1600, Beijing Institute of Technology (21):
  • [22] Implementation of a kind of FPGA-based binary phase coded radar signal processor architecture
    田黎育
    孙密
    万阳良
    JournalofBeijingInstituteofTechnology, 2012, 21 (04) : 526 - 531
  • [23] Design and FPGA-based Implementation of a High Performance 32-bit DSP Processor
    Ferdous, Tasnim
    2012 15TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY (ICCIT), 2012, : 484 - 489
  • [24] Design of a Video Processor Based on FPGA
    Zhang Qi-gui
    Zhang Bo
    Zhang Gang
    2010 INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT (CCCM2010), VOL II, 2010, : 374 - 377
  • [25] Design of a Video Processor Based on FPGA
    Zhang Qi-gui
    Zhang Bo
    Zhang Gang
    MANUFACTURING SYSTEMS ENGINEERING, 2012, 429 : 190 - 194
  • [26] A methodology for FPGA-based control implementation
    Fang, ZW
    Carletta, JE
    Veillette, RJ
    IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY, 2005, 13 (06) : 977 - 987
  • [27] A FPGA-based implementation of JPEG encoder
    Ayadi, Wadhah
    Elhamzi, Wajdi
    Atri, Mohamed
    2016 SECOND INTERNATIONAL IMAGE PROCESSING, APPLICATIONS AND SYSTEMS (IPAS), 2016,
  • [28] Implementation of a FPGA-based genetic algorithm
    Jisuanji Gongcheng, 9 (41-42, 48):
  • [29] FPGA-based implementation of circular interpolation
    Hang Zhou Dian Zi University, Hang Zhou, China
    Gao, Mingyu, 1600, Journal of Chemical and Pharmaceutical Research, 3/668 Malviya Nagar, Jaipur, Rajasthan, India (06):
  • [30] AN FPGA-BASED IMPLEMENTATION OF THE MINRES ALGORITHM
    Boland, David
    Constantinides, George A.
    2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 378 - 383
12345