Sphere decoding for multiprocessor architectures

被引:4
|
作者
Qi, Q. [1 ]
Chakrabarti, C. [1 ]
机构
[1] Arizona State Univ, Dept Elect Engn, Tempe, AZ 85287 USA
来源
2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2 | 2007年
关键词
sphere decoding; architecture; multiprocessor;
D O I
10.1109/SIPS.2007.4387516
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Motivated by the need for high throughput sphere decoding for multiple input-multiple-output (MIMO) communication systems, we propose a parallel depth-first sphere decoding (PDSD) algorithm that provides the advantages of both parallel processing and rapid search space reduction. The PDSD algorithm is designed for efficient implementation on programmable multi-processor platforms. We investigate the trade-off between the throughput and computation overhead when the number of processing elements is 2, 4 and 8, for a 4 x 4 16-QAM system across a wide range of SNR conditions. Through simulation, we show that PDSD can offer significant throughput improvement without incurring substantial computation overhead by selecting the appropriate number of processing elements according to specific SNR conditions.
引用
收藏
页码:50 / 55
页数:6
相关论文
共 50 条
  • [21] FAST FOURIER-TRANSFORMS ON MULTIPROCESSOR ARCHITECTURES
    BRIGGS, JR
    SALE, AHJ
    AUSTRALIAN COMPUTER JOURNAL, 1989, 21 (01): : 13 - 18
  • [22] Efficient analysis techniques for symmetric multiprocessor architectures
    Buchholz, P
    MASCOTS '97 - FIFTH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, PROCEEDINGS, 1997, : 125 - 130
  • [23] Modeling Cache sharing on chip multiprocessor architectures
    Petoumenos, Pavlos
    Keramidas, Georgios
    Zeffer, Hakan
    Kaxiras, Stefanos
    Hagersten, Erik
    PROCEEDINGS OF THE IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION, 2006, : 160 - +
  • [24] Parallel simulation of chip-multiprocessor architectures
    Chidester, Matthew
    George, Alan
    ACM Transactions on Modeling and Computer Simulation, 2002, 12 (03): : 176 - 200
  • [25] A programmable instruction decoder for heterogeneous multiprocessor architectures
    Jung, Yong-Kyu
    PROCEEDINGS OF THE 18TH IASTED INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING AND SYSTEMS, 2006, : 472 - 477
  • [26] Design space exploration of streaming multiprocessor architectures
    Zivkovic, VD
    Deprettere, E
    van der Wolf, P
    de Kock, E
    2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 228 - 234
  • [27] On the evaluation of dense chip-multiprocessor architectures
    Villa, Francisco J.
    Acacio, Manuel E.
    Garcia, Jose M.
    2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 21 - +
  • [28] A multiprocessor cache for massively parallel SoC architectures
    Niemann, Jorg-Christian
    LiB, Christian
    Porrmann, Mario
    Rueckert, Ulrich
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2007, PROCEEDINGS, 2007, 4415 : 83 - +
  • [29] Parallel and multiprocessor vision system architectures - Preface
    Bourbakis, NG
    INTERNATIONAL JOURNAL OF PATTERN RECOGNITION AND ARTIFICIAL INTELLIGENCE, 1998, 12 (03) : 263 - 264
  • [30] SOLUTION OF SPARSE SYSTEMS OF EQUATIONS ON MULTIPROCESSOR ARCHITECTURES
    GEORGE, A
    LECTURE NOTES IN MATHEMATICS, 1989, 1397 : 31 - 94