Sphere decoding for multiprocessor architectures

被引:4
|
作者
Qi, Q. [1 ]
Chakrabarti, C. [1 ]
机构
[1] Arizona State Univ, Dept Elect Engn, Tempe, AZ 85287 USA
来源
2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2 | 2007年
关键词
sphere decoding; architecture; multiprocessor;
D O I
10.1109/SIPS.2007.4387516
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Motivated by the need for high throughput sphere decoding for multiple input-multiple-output (MIMO) communication systems, we propose a parallel depth-first sphere decoding (PDSD) algorithm that provides the advantages of both parallel processing and rapid search space reduction. The PDSD algorithm is designed for efficient implementation on programmable multi-processor platforms. We investigate the trade-off between the throughput and computation overhead when the number of processing elements is 2, 4 and 8, for a 4 x 4 16-QAM system across a wide range of SNR conditions. Through simulation, we show that PDSD can offer significant throughput improvement without incurring substantial computation overhead by selecting the appropriate number of processing elements according to specific SNR conditions.
引用
收藏
页码:50 / 55
页数:6
相关论文
共 50 条
  • [1] On chip interconnects for multiprocessor turbo decoding architectures
    Martina, M.
    Masera, G.
    Moussa, H.
    Baghdadi, A.
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (02) : 167 - 181
  • [2] MULTIPROCESSOR ARCHITECTURES
    VANKHAI, T
    REVUE TECHNIQUE THOMSON-CSF, 1979, 11 (02): : 303 - 325
  • [3] GMMP MULTIPROCESSOR ARCHITECTURES
    JOHNSON, EE
    COMPUTING AND INFORMATION, 1989, : 187 - 191
  • [4] Multiprocessor architectures are converging
    DeBenedictis, E.P.
    Conference on Hypercube Concurrent Computers and Applications, 1988,
  • [5] Multiprocessor architectures for DSP applications
    Preuss, Walfried
    International Workshop on Algorithms and Parallel VLSI Architectures, 1991,
  • [6] Multiprocessor architectures for solving PDEs
    Siva Ram Murthy, C.
    Rajaraman, V.
    IETE Journal of Research, 1988, 34 (03) : 172 - 184
  • [7] MODELING AND ANALYSIS OF MULTIPROCESSOR ARCHITECTURES
    YALAMANCHILI, S
    CARPENTER, T
    AIAA COMPUTERS IN AEROSPACE VII CONFERENCE, PTS 1 AND 2: A COLLECTION OF PAPERS, 1989, : 344 - 350
  • [8] SERIAL BACKPLANE SUITS MULTIPROCESSOR ARCHITECTURES
    WEBB, M
    COMPUTER DESIGN, 1984, 23 (08): : 85 - &
  • [9] Adaptive multimodule routers for multiprocessor architectures
    Chalasani, S
    Boppana, RV
    INFORMATION SYSTEMS FRONTIERS, 2005, 7 (03) : 317 - 327
  • [10] Cosynthesis of multiprocessor architectures with high availability
    Chakraverty, S
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 927 - 932