Morphing Bus: A rapid deployment computing architecture for high performance, resource-constrained robots

被引:7
作者
D'Souza, Colin [1 ]
Kim, Byung Hwa [2 ]
Voyles, Richard [3 ]
机构
[1] Univ Minnesota, Minneapolis, MN 55455 USA
[2] Univ Minnesota, Elect Engn, Minneapolis, MN 55455 USA
[3] Univ Denver, Dept Comp Engn, Denver, CO 80208 USA
来源
PROCEEDINGS OF THE 2007 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION, VOLS 1-10 | 2007年
关键词
D O I
10.1109/ROBOT.2007.363805
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
For certain applications, field robotic systems require small size for cost, weight, access, stealth or other reasons. Small size results in constraints on critical resources such as power, space (for sensors and actuators), and computing cycles, but these robots still must perform many of the challenging tasks of their larger brethren. The need for advanced capabilities such as machine vision, application-specific sensing, path planning, self localization, etc. is not reduced by small-scale applications, but needs may vary with the task. As a result, when resources are constrained, it is prudent to configure the robot for the task at hand; both hardware and software. We are developing a reconfigurable computing subsystem for resource-constrained robots that allows rapid deployment of statically configured hardware and software for a specific task. The use of a Field Programmable Gate Array (FPGA) provides flexibility in hardware for both sensor interfacing and hardware-accelerated computation. In this paper, we describe a static reconfiguration architecture we call the Morphing Bus that allows the rapid assembly of sensors and dedicated computation through reusable hardware and software modules. It is a novel sensor bus in the fact that no bus interface circuitry is required on the sensor side - the bus 'morphs" to accommodate the signals of the sensor.
引用
收藏
页码:311 / 316
页数:6
相关论文
共 12 条
[1]  
BAE J, 2007, UNPUB ICRA
[2]   A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O [J].
Borgatti, M ;
Lertora, F ;
Forêt, B ;
Calí, L .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (03) :521-529
[3]  
CARDOSO JMP, 1999, 7 S INT CIRC SYST DE, P150
[4]  
GONCALVES RA, 2003, ARCHITECT R SYSTEM R, P679
[5]  
GUEGANNO C, 2004, DARS2004
[6]  
KIM BH, 2006, P 2006 SPIE DEF SEC
[7]  
MERMOUD G, 2004, MODULE BASED DYNAMIC
[8]   New bus structure for Programmable Logic Devices controlling power electronics [J].
Rauma, K ;
Laakkonen, O ;
Härkönen, T ;
Luukko, J ;
Pyrhönen, O .
2005 IEEE 36TH POWER ELECTRONIC SPECIALISTS CONFERENCE (PESC), VOLS 1-3, 2005, :2705-2708
[9]  
UPEGUI R, 2005, WORKSH P 18 INT C AR, P83
[10]  
Voyles R. M., 2000, Proceedings 2000 ICRA. Millennium Conference. IEEE International Conference on Robotics and Automation. Symposia Proceedings (Cat. No.00CH37065), P61, DOI 10.1109/ROBOT.2000.844040