Efficient logic architectures for CMOL nanoelectronic circuits

被引:9
作者
Dong, C. [1 ]
Wang, W. [1 ]
Haruehanroengra, S. [1 ]
机构
[1] Indiana Univ Purdue Univ, Dept Elect & Comp Engn, Indianapolis, IN 46202 USA
来源
MICRO & NANO LETTERS | 2006年 / 1卷 / 02期
关键词
D O I
10.1049/mnl:20065005
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
CMOS molecular (CMOL) circuits promise great opportunities for future hybrid nano-scale IC implementation. Two new CMOL building blocks using transmission gates have been introduced to obtain efficient combinational and sequential logic for CMOL designs. Compared with the existing CMOL circuits, the proposed CMOL designs based on these blocks can achieve more than 30% improvement in speed and up to 80% improvement in density and power consumption while providing similar fault tolerance capabilities. This work significantly advances the applications of CMOL to actual electronic circuits and systems.
引用
收藏
页码:74 / 78
页数:5
相关论文
共 18 条
  • [1] BUTTS M, 2002, P INT C COMP AID DES
  • [2] Nanoscale molecular-switch crossbar circuits
    Chen, Y
    Jung, GY
    Ohlberg, DAA
    Li, XM
    Stewart, DR
    Jeppesen, JO
    Nielsen, KA
    Stoddart, JF
    Williams, RS
    [J]. NANOTECHNOLOGY, 2003, 14 (04) : 462 - 468
  • [3] Nanoscale molecular-switch devices fabricated by imprint lithography
    Chen, Y
    Ohlberg, DAA
    Li, XM
    Stewart, DR
    Williams, RS
    Jeppesen, JO
    Nielsen, KA
    Stoddart, JF
    Olynick, DL
    Anderson, E
    [J]. APPLIED PHYSICS LETTERS, 2003, 82 (10) : 1610 - 1612
  • [4] Hybrid CMOS/nanoelectronic digital circuits: Devices, architectures, and design automation
    DeHon, A
    Likharev, KK
    [J]. ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 375 - 382
  • [5] Array-based architecture for FET-based, nanoscale electronics
    DeHon, A
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2003, 2 (01) : 23 - 32
  • [6] DeHon A., 2005, J. Emerging Technologies in Computing Systems, V1, P109, DOI DOI 10.1145/1084748.1084750
  • [7] A hybrid CMOS-SET co-fabrication platform using nano-grain polysilicon wires
    Ecoffey, S
    Pott, V
    Mahapatra, S
    Bouvet, D
    Fazan, P
    Ionescu, AM
    [J]. MICROELECTRONIC ENGINEERING, 2005, 78-79 : 239 - 243
  • [8] CrossNets -: High-performance neuromorphic architectures for CMOL circuits
    Likharev, K
    Mayr, A
    Muckra, I
    Türel, Ö
    [J]. MOLECULAR ELECTRONICS III, 2003, 1006 : 146 - 163
  • [9] Likharev KK, 2005, LECT NOTES PHYS, V680, P447
  • [10] LIKHAREV KK, 2003, P IEEE NANO, P338