Design of single and multiple zone junction termination extension structures for SiC power devices

被引:58
作者
Sheridan, DC [1 ]
Niu, GF [1 ]
Cressler, JD [1 ]
机构
[1] Auburn Univ, Alabama Microelect Sci & Technol Ctr, Dept Elect & Comp Engn, Auburn, AL 36849 USA
基金
美国国家航空航天局;
关键词
SiC; edge termination; junction termination extension; breakdown; simulation;
D O I
10.1016/S0038-1101(01)00052-1
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design of SiC planar and non-planar junction termination extension (JTE) structures are investigated through calibrated quasi-3D numerical simulation. JTE techniques are optimized with respect to breakdown voltage, area consumption, surface fields, and interface charge. Simulated JTE charge profiles predict near-ideal breakdown values with surface fields less than 60% of their bulk values, and show that the critical implant activation percentage can vary as much as 40%, with only 10% reduction in breakdown voltage for lightly doped blocking layers. These results are extended to unique multiple-zone JTE and mesa-JTE structures applicable to a wide range of planar and non-planar SiC power devices. (C) 2001 Published by Elsevier Science Ltd.
引用
收藏
页码:1659 / 1664
页数:6
相关论文
共 14 条
  • [1] 2600 V, 12 A, 4H-SiC, asymmetrical Gate Turn Off (GTO) Thyristor development
    Agarwal, A
    Ryu, SH
    Singh, R
    Kordina, O
    Palmour, JW
    [J]. SILICON CARBIDE AND RELATED MATERIALS - 1999 PTS, 1 & 2, 2000, 338-3 : 1387 - 1390
  • [2] *AV CORP, 1999, MEDICI 2D SEM DEV SI
  • [3] Walk-out phenomena in 6H-SiC mesa diodes with SiO2/Si3N4 passivation and charge trapping in dry and wet oxides on N-type 6H-SiC
    Bakowski, M
    Gustafsson, U
    Ovuka, Z
    [J]. MICROELECTRONICS AND RELIABILITY, 1998, 38 (03): : 381 - 392
  • [4] Baliga B. J., 1995, Power semiconductor devices (general engineering)
  • [5] SURFACE BREAKDOWN IN SILICON PLANAR DIODES EQUIPPED WITH FIELD PLATE
    CONTI, F
    CONTI, M
    [J]. SOLID-STATE ELECTRONICS, 1972, 15 (01) : 93 - +
  • [6] SIC DEVICES - PHYSICS AND NUMERICAL-SIMULATION
    RUFF, M
    MITLEHNER, H
    HELBIG, R
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (06) : 1040 - 1054
  • [7] High temperature implant activation in 4H and 6H-SiC in a silane ambient to reduce step bunching
    Saddow, SE
    Williams, J
    Isaacs-Smith, T
    Capano, MA
    Cooper, JA
    Mazzola, MS
    Hsieh, AJ
    Casady, JB
    [J]. SILICON CARBIDE AND RELATED MATERIALS - 1999 PTS, 1 & 2, 2000, 338-3 : 901 - 904
  • [8] Selberherr S., 1984, ANAL SIMULATION SEMI
  • [9] Stengl R., 1985, International Electron Devices Meeting. Technical Digest (Cat. No. 85CH2252-5), P154
  • [10] JUNCTION TERMINATION EXTENSION FOR NEAR-IDEAL BREAKDOWN VOLTAGE IN P-N-JUNCTIONS
    TEMPLE, VAK
    TANTRAPORN, W
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (10) : 1601 - 1608