High-Accuracy Fixed-Width Booth Multipliers Based on Probability and Simulation

被引：13

作者：

He, Wen-Quan ^{[1
,2
]}

Chen, Yuan-Ho ^{[3
]}

Jou, Shyh-Jye ^{[1
,2
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan

[2] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan

[3] Chang Gung Univ, Dept Elect Engn, Taoyuan 333, Taiwan

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2015年 / 62卷 / 08期

关键词：

Booth encoder; dynamic error-compensation; fixed-width multiplier; mathematical probable model; LOW-ERROR; DCT APPLICATIONS; ESTIMATION BIAS; COMPENSATION; CIRCUITS;

D O I：

10.1109/TCSI.2015.2440731

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This study developed a high accuracy dynamic error-compensation circuit for fixed-width Booth multipliers based on probability and computer simulation (PACS). PACS begins by generating several potential solutions based on both conditional and expected probability, whereupon the accuracy of the solutions is verified using computer simulation and the solution with the highest accuracy is selected. In addition to being highly accurate, the proposed PACS approach is area-effective. This study used the TSMC 0.18-mu m CMOS to fabricate a 16-bit Booth multiplier with an operating frequency of 100 MHz and power consumption of 6.7 mW.

引用

页码：2052 / 2061

页数：10

共 23 条

[1] Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits
Chang, CH
Gu, JM
Zhang, MY
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (10) : 1985 - 1997
[2] STBC-OFDM Downlink Baseband Receiver for Mobile WMAN
Chen, Hsiao-Yun
Lin, Jyun-Nan
Hu, Hsiang-Sheng
Jou, Shyh-Jye
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (01) : 43 - 54
[3] An Accuracy-Adjustment Fixed-Width Booth Multiplier Based on Multilevel Conditional Probability
Chen, Yuan-Ho
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (01) : 203 - 207
[4] Area-Effective and Power-Efficient Fixed-Width Booth Multipliers Using Generalized Probabilistic Estimation Bias
Chen, Yuan-Ho
Li, Chung-Yi
Chang, Tsin-Yuan
[J]. IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2011, 1 (03) : 277 - 288
[5] A High-Accuracy Adaptive Conditional-Probability Estimator for Fixed-Width Booth Multipliers
Chen, Yuan-Ho
Chang, Tsin-Yuan
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (03) : 594 - 603
[6] Chen YH, 2010, TENCON IEEE REGION, P1146, DOI 10.1109/TENCON.2010.5686398
[7] A 4.1-ns compact 54 x 54-b multiplier utilizing sign-select booth encoders
Goto, G
Inoue, A
Ohe, R
Kashiwakura, S
Mitarai, S
Tsuru, T
Izawa, T
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1676 - 1682
[8] Shift-register-based data transposition for cost-effective discrete cosine transform
Hsia, Shih-Chang
Wang, Szu-Hong
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (06) : 725 - 728
[9] Low-error reduced-width booth multipliers for DSP applications
Jou, SJ
Tsai, MH
Tsao, YL
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2003, 50 (11) : 1470 - 1474
[10] Low-error carry-free fixed-width multipliers with low-cost compensation circuits
Juang, TB
Hsiao, SF
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (06) : 299 - 303

← 1 2 3 →