A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip

被引：0
|
作者：
Santos, DM [1 ]
Dow, SF [1 ]
Levi, ME [1 ]
机构：
[1] UNIV AVEIRO,P-3810 AVEIRO,PORTUGAL
来源：
1995 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE RECORD, VOLS 1-3 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：289 / 291
页数：3
相关论文
共 50 条
  • [41] An integrated digital CMOS time-to-digital converter with 92 ps LSB
    Mantyniemi, A
    Rahkonen, T
    Kostamovaara, J
    1998 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, 1999, : 180 - 183
  • [42] A Time-to-Digital Converter Using Multi-Phase-Sampling and Time Amplifier for All Digital Phase-Locked Loop
    Cheng, Kuo-Hsing
    Hu, Chang-Chien
    Liu, Jen-Chieh
    Huang, Hong-Yi
    PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 285 - 288
  • [43] A SAR ADC Based Time-to-Digital Converter in CMOS Technology
    Fathi, Mostafa
    Sheikhaei, Samad
    2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020, : 105 - 109
  • [44] A low power high accuracy CMOS time-to-digital converter
    Chen, PK
    Liu, SI
    Wu, JS
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 281 - 284
  • [45] A low noise, wideband digital phase-locked loop based on a new Time-to-Digital Converter with subpicosecond resolution
    Lee, Minjae
    Heidari, Mohammad E.
    Abidi, Asad A.
    2008 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2008, : 89 - 90
  • [46] Single chip time-to-digital converter for laser time of flight measurement
    Chang, Chiyao
    You, Haocheng
    Sun, Wanli
    Liang, Zhongyi
    Zhang, Zaixuan
    Guangdianzi Jiguang/Journal of Optoelectronics Laser, 2000, 11 (02): : 157 - 162
  • [47] TIME-TO-DIGITAL CONVERTER
    POZAR, F
    NUCLEAR INSTRUMENTS & METHODS, 1969, 74 (02): : 315 - &
  • [48] Design of a High-Resolution Time-to-Digital Converter Chip
    Jiang, Anping
    Niu, Yanbo
    Guo, Xiao
    Hu, Guicai
    Wu, Xiaojing
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 921 - 923
  • [49] A 2.4-GHz all-digital phase-locked loop with a pipeline-ΔΣ time-to-digital converter
    Wang, Zixuan
    Hu, Shanwen
    Cai, Zhikuang
    Zhou, Bo
    Ji, Xincun
    Wang, Rong
    Guo, Yufeng
    IEICE ELECTRONICS EXPRESS, 2017, 14 (06):
  • [50] A low noise, wideband digital phase-locked loop based on a new Time-to-Digital Converter with subpicosecond resolution
    Lee, Minjae
    Heidari, Mohammad E.
    Abidi, Asad A.
    2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2008, : 112 - 113
12345