A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip

被引：0
|
作者：
Santos, DM [1 ]
Dow, SF [1 ]
Levi, ME [1 ]
机构：
[1] UNIV AVEIRO,P-3810 AVEIRO,PORTUGAL
来源：
1995 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE RECORD, VOLS 1-3 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：289 / 291
页数：3
相关论文
共 50 条
  • [21] A LOW POWER TIME-TO-DIGITAL CONVERTER FOR ALL-DIGITAL PHASE-LOCKED LOOP
    Yu Guangming Wang YuYang Huazhong (Department of Electronic Engineering
    JournalofElectronics(China), 2011, 28 (03) : 402 - 408
  • [22] On the differential nonlinearity of time-to-digital converters based on delay-locked-loop delay lines
    Baronti, F
    Fanucci, L
    Lunardini, D
    Roncella, R
    Saletti, R
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2001, 48 (06) : 2424 - 2431
  • [23] A 5 mW time-to-digital converter based on a stabilized CMOS delay line
    RaisanenRuotsalainen, E
    Rahkonen, T
    Kostamovaara, J
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 393 - 396
  • [24] A low jitter multiplying delay-locked loop with static phase offset elimination applied to time-to-digital converter
    Wu, Jin
    Chen, Shuang
    Hu, Kang
    Zheng, Lixia
    Sun, Weifeng
    MICROELECTRONICS JOURNAL, 2020, 106
  • [25] Time-to-digital converter based on an on-chip voltage reference locked ring oscillator
    Nissinen, Ilkka
    Kostamovaara, Juha
    2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5, 2006, : 250 - +
  • [26] Jitter characteristics of an on-chip voltage reference-locked time-to-digital converter
    Ilkka Nissinen
    Juha Kostamovaara
    Analog Integrated Circuits and Signal Processing, 2010, 64 : 271 - 280
  • [27] Synchronization in a Multilevel CMOS Time-to-Digital Converter
    Jansson, Jussi-Pekka
    Mantyniemi, Antti
    Kostamovaara, Juha
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (08) : 1622 - 1634
  • [28] Jitter characteristics of an on-chip voltage reference-locked time-to-digital converter
    Nissinen, Ilkka
    Kostamovaara, Juha
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 64 (03) : 271 - 280
  • [29] Sub-nanosecond multi-channel time-to-digital converter for the 2-D position-sensitive neutron detectors at TriCS and AMOR
    Ch. Buehler
    U. Greuter
    G. Frey
    O. Zaharko
    M. Koennecke
    J. Schefer
    P. Rasmussen
    D. Schaniel
    D. Clemens
    A. Gabriel
    J. Felsche
    N. Schlumpf
    Applied Physics A, 2002, 74 : s82 - s85
  • [30] A SUB-NANOSECOND CYCLE TIME CHIP IN JOSEPHSON-TECHNOLOGY
    MUKHERJEE, A
    ISSCC DIGEST OF TECHNICAL PAPERS, 1982, 25 : 240 - &
12345