共 50 条
- [42] Analysis of Current Transients in SRAM Memories for Single Event Upset Detection VLSI CIRCUITS AND SYSTEMS IV, 2009, 7363
- [44] Priority Based Error Correction Code (ECC) for the Embedded SRAM Memories in H.264 System JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 73 (02): : 123 - 136
- [45] Priority Based Error Correction Code (ECC) for the Embedded SRAM Memories in H.264 System Journal of Signal Processing Systems, 2013, 73 : 123 - 136
- [49] Resistive-open defects in Embedded-SRAM core cells: Analysis and march test solution 13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 266 - 271
- [50] Design and Analysis of Novel SRAM PUFs with Embedded Latch for Robustness PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 298 - 302