Progress and Trends in Multi-Gbps Optical Receivers with CMOS Integrated Photodetectors

被引:0
作者
Carusone, Anthony Chan [1 ]
Yasotharan, Hemesh [1 ]
Kao, Tony [1 ]
机构
[1] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON, Canada
来源
IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010 | 2010年
关键词
optical communication; CMOS photodetectors; decision feedback equalization; nanoscale CMOS; LIGHT; PHOTODIODE; DETECTOR;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
There has been significant recent progress towards the realization of multi-Gbps optical receivers fully integrated into standard CMOS processes. Although CMOS photodetectors exhibit performance inferior to discrete photodetectors, they offer the potential for a low-cost highly-integrated solution that suits growing and emerging applications in short-reach optical communication. Past work has focused on using the pn-junctions and depletion regions available in standard CMOS process flows to eliminate, minimize, or cancel the slowly diffusing photocarriers that usually limit the bandwidth of CMOS photodetectors. However, if considered simply as a form of ISI, the slowly diffusing carriers can be dealt with using the same signal processing tools in wide use for other wireline communication applications, including decision feedback equalization. A combination of spatially-modulated light detection, analog equalization, and modest decision feedback equalization appears to offer a path towards data rates in excess of 10-Gbps using integrated photodetectors. Nanoscale CMOS is particularly well suited to the implementation of such signal processing functions. Measured results of photodetectors implemented in a standard 65-nm CMOS process are presented.
引用
收藏
页数:8
相关论文
共 21 条
[1]  
[Anonymous], BROADBAND OPTOELECTR
[2]  
Chen WZ, 2007, IEEE CUST INTEGR CIR, P293
[3]   A 3.125 Gbps CMOS fully integrated optical receiver with adaptive analog equalizer [J].
Chen, Wei-Zen ;
Huang, Shih-Hao ;
Wu, Guo-Wei ;
Liu, Chuan-Chang ;
Huang, Yang-Tung ;
Chiu, Chin-Fong ;
Chang, Wen-Hsu ;
Juang, Ying-Zong .
2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, :396-+
[4]   High-speed monolithically integrated silicon optical receiver fabricated in 130-nm CMOS technology [J].
Csutak, SM ;
Schaub, JD ;
Wu, WE ;
Campbell, JC .
IEEE PHOTONICS TECHNOLOGY LETTERS, 2002, 14 (04) :516-518
[5]   DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS [J].
DENNARD, RH ;
GAENSSLEN, FH ;
YU, HN ;
RIDEOUT, VL ;
BASSOUS, E ;
LEBLANC, AR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :256-268
[6]   Calculation of the current response of the spatially modulated light CMOS detector [J].
Genoe, J ;
Coppée, D ;
Stiens, JH ;
Vounckx, RA ;
Kuijk, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (09) :1892-1902
[7]   A VLSI-compatible high-speed silicon photodetector for optical data link applications [J].
Ghioni, M ;
Zappa, F ;
Kesan, BP ;
Warnock, J .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (07) :1054-1060
[8]   Two high-speed optical front-ends with integrated photodiodes in standard 0.18μm CMOS [J].
Hermans, C ;
Leroux, P ;
Steyaert, M .
ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, :275-278
[9]  
Hermans C, 2006, PROC EUR SOLID-STATE, P476
[10]  
Huang SH, 2009, IEEE CUST INTEGR CIR, P129, DOI 10.1109/CICC.2009.5280901