Application of a multi-processor SoC platform to high-speed packet forwarding

被引：15
|
作者：
Paulin, PG [1 ]
Pilkington, C [1 ]
机构：
[1] STMicroelect, Cent R&D, Ottawa, ON, Canada
来源：
DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION | 2004年
关键词：
D O I：
10.1109/DATE.2004.1269203
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we explore the requirements of emerging complex SoCs and describe StepNP, an experimental flexible, multi-processor SoC platform targeted towards communications and networking applications. We present the results of mapping an internet protocol (IPv4) packet forwarding application, running at 2.5Gb/s and 10Gb/s. We demonstrate how the use of high-speed hardware-assisted messaging and dynamic task allocation in the StepNP platform allows us to achieve very high processor utilization rates (up to 97%) in spite of the presence of high network-on-chip and memory access latencies. The inter-processor communication overhead is kept very low, representing only 9% of instructions.
引用
收藏
页码：58 / 63
页数：6
相关论文
共 50 条
  • [31] Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design
    Ando, Yuki
    Shibata, Seiya
    Honda, Shinya
    Tomiyama, Hiroyuki
    Takada, Hiroaki
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (12) : 2509 - 2516
  • [32] High-speed policy-based packet forwarding using efficient multi-dimensional range matching
    Bell Lab, Holmdel, United States
    Computer Communication Review, 1998, 28 (04): : 203 - 214
  • [33] Parallel Programming of Multi-processor SoC: A HW–SW Interface Perspective
    Lobna Kriaa
    Aimen Bouchhima
    Marius Gligor
    Anne-Marie Fouillart
    Fréderic Pétrot
    Ahmed-Amine Jerraya
    International Journal of Parallel Programming, 2008, 36 : 68 - 92
  • [34] Unified component integration flow for multi-processor SoC design and validation
    Dziri, MA
    Cesário, W
    Wagner, FR
    Jerraya, AA
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1132 - 1137
  • [35] System Level Design Methodology for Hybrid Multi-Processor SoC on FPGA
    Wu, Jason
    Williams, John
    Bergmann, Neil
    PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2008, : 312 - 313
  • [36] SoC features for a multi-processor WCDMA base-station modem
    Hobson, R
    Dyck, A
    Cheung, K
    4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 318 - 321
  • [37] AN ILP FORMULATION FOR ARCHITECTURAL SYNTHESIS AND APPLICATION MAPPING ON FPGA-BASED HYBRID MULTI-PROCESSOR SOC
    Wu, Jason
    Williams, John
    Bergmann, Neil
    2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 450 - 453
  • [38] A reconfigurable network-on-chip architecture for optimal multi-processor SoC communication
    Rana V.
    Atienza D.
    Santambrogio M.D.
    Sciuto D.
    De Micheli G.
    IFIP Advances in Information and Communication Technology, 2010, 313 : 232 - 250
  • [39] Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target architectures
    Gerin, P
    Yoo, S
    Nicolescu, G
    Jerraya, AA
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 63 - 68
  • [40] A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication
    Rana, Vincenzo
    Atienza, David
    Santambrogio, Marco Domenico
    Sciuto, Donatella
    De Micheli, Giovanni
    VLSI-SOC: DESIGN METHODOLOGIES FOR SOC AND SIP, 2010, 313 : 232 - +
12345