共 50 条
- [21] HIGH SPEED OPTICAL COMMON BUS FOR A MULTI-PROCESSOR SYSTEM. Transactions of the Institute of Electronics and Communication Engineers of Japan. Section E, 1983, E66 (01): : 47 - 48
- [22] MPARM: Exploring the Multi-Processor SoC Design Space with SystemC Journal of VLSI signal processing systems for signal, image and video technology, 2005, 41 : 169 - 182
- [23] Multi-processor SoC integration: A case study on BlueGene/L IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 201 - 204
- [24] System level design methodologies in the multi-processor SoC era 2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : XIX - XIX
- [25] A generic wrapper architecture for multi-processor SoC cosimulation and design PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2001, : 195 - 200
- [27] High-speed system bus for a SoC network processing platform ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 194 - 197
- [30] Hardware Transactional Memory on Multi-processor FPGA Platform 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2744 - 2747