Application of a multi-processor SoC platform to high-speed packet forwarding

被引:15
|
作者
Paulin, PG [1 ]
Pilkington, C [1 ]
机构
[1] STMicroelect, Cent R&D, Ottawa, ON, Canada
关键词
D O I
10.1109/DATE.2004.1269203
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we explore the requirements of emerging complex SoCs and describe StepNP, an experimental flexible, multi-processor SoC platform targeted towards communications and networking applications. We present the results of mapping an internet protocol (IPv4) packet forwarding application, running at 2.5Gb/s and 10Gb/s. We demonstrate how the use of high-speed hardware-assisted messaging and dynamic task allocation in the StepNP platform allows us to achieve very high processor utilization rates (up to 97%) in spite of the presence of high network-on-chip and memory access latencies. The inter-processor communication overhead is kept very low, representing only 9% of instructions.
引用
收藏
页码:58 / 63
页数:6
相关论文
共 50 条
  • [21] HIGH SPEED OPTICAL COMMON BUS FOR A MULTI-PROCESSOR SYSTEM.
    Tajima, Hiroaki
    Okada, Yoshikuni
    Tamura, Koichiro
    Transactions of the Institute of Electronics and Communication Engineers of Japan. Section E, 1983, E66 (01): : 47 - 48
  • [22] MPARM: Exploring the Multi-Processor SoC Design Space with SystemC
    Luca Benini
    Davide Bertozzi
    Alessandro Bogliolo
    Francesco Menichelli
    Mauro Olivieri
    Journal of VLSI signal processing systems for signal, image and video technology, 2005, 41 : 169 - 182
  • [23] Multi-processor SoC integration: A case study on BlueGene/L
    Nsame, T
    Savaria, Y
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 201 - 204
  • [24] System level design methodologies in the multi-processor SoC era
    Imai, Masaharu
    2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : XIX - XIX
  • [25] A generic wrapper architecture for multi-processor SoC cosimulation and design
    Yoo, S
    Nicolescu, G
    Lyonnard, D
    Baghdadi, A
    Jerraya, AA
    PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2001, : 195 - 200
  • [26] Design and program multi-processor platform for high-performance embedded processing
    Liu, Yijun
    Li, Zhenkun
    Journal of Software, 2009, 4 (10) : 1069 - 1075
  • [27] High-speed system bus for a SoC network processing platform
    Bissou, JP
    Dubois, M
    Savaria, Y
    Bois, G
    ICM 2003: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2003, : 194 - 197
  • [28] THROUGHPUT CONSIDERATIONS IN A MULTI-PROCESSOR PACKET-SWITCHING NODE
    BUX, W
    KUHN, P
    KUMMERLE, K
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1979, 27 (04) : 745 - 750
  • [29] Comments on "A TCAM-Based Parallel Architecture for High-Speed Packet Forwarding"
    Chang, Yeim-Kuan
    Su, Cheng-Chien
    IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (04) : 574 - 576
  • [30] Hardware Transactional Memory on Multi-processor FPGA Platform
    Sirkunan, Jeevan
    Ooi, Chia Yee
    Shaikh-Husin, N.
    Hau, Yuan Wen
    Marsono, M. N.
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2744 - 2747