Impact of Common Source Inductance on the Gate-Source Voltage Negative Spike of SiC MOSFET in Phase-Leg Configuration

被引：3

作者：

Shao, Tiancong ^{[1
]}

Li, Zhijun ^{[1
]}

Zheng, Trillion Q. ^{[1
]}

Li, Hong ^{[1
]}

Huang, Bo ^{[2
]}

Wang, Zuoxing ^{[1
]}

Zhang, Zhipeng ^{[1
]}

机构：

[1] Beijing Jiaotong Univ, Sch Elect Engn, Beijing, Peoples R China

[2] Global Power Technol Co Ltd, Beijing, Peoples R China

来源：

2020 IEEE 9TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE (IPEMC2020-ECCE ASIA) | 2020年

基金：

中国国家自然科学基金;

关键词：

common source inductance; negative voltage spike; phase-leg configuration; SiC MOSFET; SUPPRESSION; DEVICES;

D O I：

10.1109/IPEMC-ECCEAsia48364.2020.9368245

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The cross-talk and coupling effect between SiC MOSFETs in the phase-leg configuration limits the further release of SiC MOSFET performance in applications. A significant negative voltage spike on the gate-source voltage of SiC MOSFET will breakdown the device, even deteriorate peculiarities in threshold voltage variation and further impact the lifetime. In consideration of the common source inductance, the negative spike of SiC MOSFETs gate-source voltage still needs mechanism research. This paper reveals the dynamic underdamped mechanism to explain the impact of common source inductance on the gate-source voltage negative spike of SiC MOSFET in phase-leg configuration. Experimental results verify this dynamic underdamped mechanism based on the experimental comparison of 3-pin and 4-pin packaged SiC MOSFETs.

引用

页码：3361 / 3365

页数：5

共 24 条

[21] SiC MOSFET with Integrated Zener Diode as an Asymmetric Bidirectional Voltage Clamp Between the Gate and Source for Overvoltage Protection
Yen, Cheng-Tyng
Hsu, Fu-Jen
Chu, Kuo-Ting
Hung, Chien-Chung
Lee, Lurng-Shehng
Lee, Chwan-Ying
2019 31ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2019, : 135 - 138
[22] Optimization of Common Source Inductance and Gate-Drain Capacitance for Reducing Gate Voltage Fluctuation after Turn-off Transition
Hatakenaka, Yusuke
Umetani, Kazuhiro
Ishihara, Masataka
Hiraki, Eiji
2020 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2020, : 3155 - 3162
[23] Gate-damage safe failure-mode deep analysis under short-circuit operation of 1.2kV and 1.7kV power SiC MOSFET using dedicated gate-source/drain-source voltage depolarization and damage-mode optical imaging
Jouha, Wadia
Richardeau, Frederic
Azzopardi, Stephane
2022 IEEE WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS IN EUROPE (WIPDA EUROPE), 2022,
[24] Towards a safe failure mode under short-circuit operation of power SiC MOSFET using optimal gate source voltage depolarization
Jouha, Wadia
Richardeau, Frederic
Azzopardi, Stephane
MICROELECTRONICS RELIABILITY, 2021, 126

← 1 2 3 →