Impact of Common Source Inductance on the Gate-Source Voltage Negative Spike of SiC MOSFET in Phase-Leg Configuration

被引：3

作者：

Shao, Tiancong ^{[1
]}

Li, Zhijun ^{[1
]}

Zheng, Trillion Q. ^{[1
]}

Li, Hong ^{[1
]}

Huang, Bo ^{[2
]}

Wang, Zuoxing ^{[1
]}

Zhang, Zhipeng ^{[1
]}

机构：

[1] Beijing Jiaotong Univ, Sch Elect Engn, Beijing, Peoples R China

[2] Global Power Technol Co Ltd, Beijing, Peoples R China

来源：

2020 IEEE 9TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE (IPEMC2020-ECCE ASIA) | 2020年

基金：

中国国家自然科学基金;

关键词：

common source inductance; negative voltage spike; phase-leg configuration; SiC MOSFET; SUPPRESSION; DEVICES;

D O I：

10.1109/IPEMC-ECCEAsia48364.2020.9368245

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The cross-talk and coupling effect between SiC MOSFETs in the phase-leg configuration limits the further release of SiC MOSFET performance in applications. A significant negative voltage spike on the gate-source voltage of SiC MOSFET will breakdown the device, even deteriorate peculiarities in threshold voltage variation and further impact the lifetime. In consideration of the common source inductance, the negative spike of SiC MOSFETs gate-source voltage still needs mechanism research. This paper reveals the dynamic underdamped mechanism to explain the impact of common source inductance on the gate-source voltage negative spike of SiC MOSFET in phase-leg configuration. Experimental results verify this dynamic underdamped mechanism based on the experimental comparison of 3-pin and 4-pin packaged SiC MOSFETs.

引用

页码：3361 / 3365

页数：5

共 50 条

[1] Analysis of Gate-Source Voltage Spike Generated by Miller Capacitance and Common Source Inductance
Yang, Qingshou
Wang, Laili
Qi, Zhiyuan
Ma, Zaojun
Yang, Fengtao
Lu, Xiaohui
2021 IEEE 12TH ENERGY CONVERSION CONGRESS AND EXPOSITION - ASIA (ECCE ASIA), 2021, : 1293 - 1298
[2] The effect of parasitic parameters on gate-source voltage of SiC MOSFET
Ba, Tengfei
Li, Yan
Liang, Mei
Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2016, 31 (13): : 64 - 73
[3] Interrelation of Gate Resistance and Emitter/Source Inductance Impact on Inductive Load Phase-Leg Crosstalk
Rajabian, Amir Azam
Mohsenzade, Sadegh
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN INDUSTRIAL ELECTRONICS, 2025, 6 (01): : 415 - 424
[4] An Improved SiC MOSFET Gate Driver Design for Crosstalk Suppression in a Phase-Leg Configuration
Li H.
Huang Z.
Liao X.
Zhong Y.
Wang K.
Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2019, 34 (02): : 275 - 285
[5] A Gate Driver of SiC MOSFET with Passive Triggered Auxiliary Transistor in a Phase-Leg Configuration
Zhou, Qi
Gao, Feng
Jiang, Tao
2015 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2015, : 7023 - 7030
[6] Impact of Common Source Inductance on Switching Loss of SiC MOSFET
Dong, Zezheng
Wu, Xinke
Sheng, Kuang
Zhang, Junming
2015 IEEE 2ND INTERNATIONAL FUTURE ENERGY ELECTRONICS CONFERENCE (IFEEC), 2015,
[7] A Transistor-Based Assist Gate Driver of SiC MOSFET for Crosstalk Suppression in a Phase-Leg Configuration
Xu, Donglin
Yang, Ming
Hu, Kaiyuan
Xu, Dianguo
IEEE ACCESS, 2023, 11 : 91247 - 91259
[8] Gate-source Voltage Evaluation and Parameter Optimized Designed Method of Driving Circuit for SiC MOSFET
Qin, Haihong
Xie, Sixuan
Bu, Feifei
Chen, Wenming
Huang, Wenxin
Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2022, 42 (18): : 6823 - 6834
[9] Development and Verification of Protection Circuit for Hard Switching Fault of SiC MOSFET by Using Gate-Source Voltage and Gate Charge
Yano, Shinya
Nakamatsu, Yusuke
Horiguchi, Takeshi
Soda, Shinnosuke
2019 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2019, : 6661 - 6665
[10] Short-circuit protection method for medium-voltage SiC MOSFET based on gate-source voltage detection
Wang, Zhankuo
Tong, Chaonan
Huang, Weichao
JOURNAL OF POWER ELECTRONICS, 2020, 20 (04) : 1066 - 1075

← 1 2 3 4 5 →