A two-dimensional semi-analytical analysis of the subthreshold-swing behavior including free carriers and interfacial traps effects for nanoscale double-gate MOSFETs

被引:10
作者
Djeffal, F. [1 ,2 ]
Bendib, T. [1 ]
Abdi, M. A. [2 ]
机构
[1] Univ Batna, Dept Elect, LEA, Batna 05000, Algeria
[2] Univ Batna, LEPCM, Batna 05000, Algeria
关键词
Nanoscale; DG MOSFET; Subthreshold; Traps; Free carriers; COMPACT MODEL; SIMULATION;
D O I
10.1016/j.mejo.2011.09.008
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the present paper, an accurate surface potential and the subthreshold swing (S) models including the free carriers and interfacial traps effect have been presented. Exploiting these new device models, we have found that the incorporation of the free carriers' effect leads to the improvement of the subthreshold swing accuracy in comparison with the classical models. The inclusion of the free carriers has a major role in determining the subthreshold parameters behavior due to the extra surface potential generated at the interface, which may affect the electric field and carriers transport in weak inversion regime. We have demonstrated that S is very sensitive to the short channel lengths (L less than 40 nm). For a device with a small silicon body thickness (t(si) = 5 nm), S is increased dramatically with the reduction of the channel length. The developed approaches are verified and validated by the good agreement found with the 2D numerical simulations for a wide range of device parameters and bias conditions. The proposed models can also be implemented into devices simulators, such as SPICE, to study the degradation of nanoscale digital CMOS-based circuits. (C) 2011 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1391 / 1395
页数:5
相关论文
共 15 条
[1]  
[Anonymous], 2008, ATLAS 2D DEV SIM
[2]   Explicit compact model for symmetric double-gate MOSFETs including solutions for small-geometry effects [J].
Diagne, Birahim ;
Pregaldiny, Fabien ;
Lallement, Christophe ;
Sallese, Jean-Michel ;
Krummenacher, Francois .
SOLID-STATE ELECTRONICS, 2008, 52 (01) :99-106
[3]   Design and simulation of a nanoelectronic DG MOSFET current source using artificial neural networks [J].
Djeffal, F. ;
Dibi, Z. ;
Hafiane, M. L. ;
Arar, D. .
MATERIALS SCIENCE & ENGINEERING C-BIOMIMETIC AND SUPRAMOLECULAR SYSTEMS, 2007, 27 (5-8) :1111-1116
[4]   An approach based on neural computation to simulate the nanoscale CMOS circuits: Application to the simulation of CMOS inverter [J].
Djeffal, F. ;
Chahdi, M. ;
Benhaya, A. ;
Hafiane, M. L. .
SOLID-STATE ELECTRONICS, 2007, 51 (01) :48-56
[5]   Analytical analysis of nanoscale multiple gate MOSFETs including effects of hot-carrier induced interface charges [J].
Djeffal, F. ;
Ghoggali, Z. ;
Dibi, Z. ;
Lakhdar, N. .
MICROELECTRONICS RELIABILITY, 2009, 49 (04) :377-381
[6]  
Fadlallah M, 2000, ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, P940, DOI 10.1109/ICECS.2000.913031
[7]   Analytical analysis of nanoscale fully depleted Double-Gate MOSFETs including the hot-carrier degradation effects [J].
Ghoggali, Z. ;
Djeffal, F. .
INTERNATIONAL JOURNAL OF ELECTRONICS, 2010, 97 (02) :119-127
[8]   Electrical characterization and modelling of high-performance SON DG MOSFETs [J].
Harrison, S ;
Munteanu, D ;
Autran, JL ;
Cros, A ;
Cerutti, R ;
Skotnicki, T .
ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, :373-376
[9]   Effect of Localized Interface Charge on the Threshold Voltage of Short-Channel Undoped Symmetrical Double-Gate MOSFETs [J].
Ioannidis, Eleftherios G. ;
Tsormpatzoglou, Andreas ;
Tassis, Dimitrios H. ;
Dimitriadis, Charalabos A. ;
Ghibaudo, Gerard ;
Jomaah, Jalal .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (02) :433-440
[10]  
Kanyu Mark Cao, 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P171, DOI 10.1109/IEDM.1999.823872