A serial 10 Gigabit Ethernet transceiver on digital 0.13um CMOS

被引：0

作者：

Wu, B ^{[1
]}

Sutu, YH ^{[1
]}

Ramamurthy, K ^{[1
]}

Zheng, D ^{[1
]}

Cheung, E ^{[1
]}

Tran, T ^{[1
]}

Jiang, Y ^{[1
]}

Rana, M ^{[1
]}

机构：

[1] BitBlitz Commun Inc, Milpitas, CA 95035 USA

来源：

ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2003年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a serial 10 Gigabit Ethernet transceiver IC. To the extent of our knowledge, this is the first report of such a device on bulk CMOS. It uses a novel analog phase rotator in each of the 5 Clock-and-Data Recovery (CDR) units for an efficient implementation of multi-channel receiver circuits. A substantial amount of digital logic is present on the chip to perform the encoding, decoding, FIFO, MDIO etc. functions as specified by the 802.3ae standard. Sub-picosecond RMS jitter is nevertheless achieved in such a hostile environment. The chip is implemented in a 0.13um digital CMOS process and dissipates 1.5 Watts under a 1.5-volt power supply.

引用

页码：197 / 200

页数：4

共 50 条

[11] A 0.13um CMOS ultra-compact DVD SoC employing a full digital equalizing PRML read channel
Nagano, K
Okamoto, K
Yamamoto, A
Mouri, H
Kawabe, A
Fujiyama, H
Morie, T
Nakahira, H
Kuramochi, M
Ochiai, M
Aida, K
Ogura, Y
Takahashi, T
Kakiage, T
Takiguchi, M
Yamamoto, T
Kamiyama, H
Katabe, Y
PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 283 - 286
[12] Design of a 6∼15GHz Folded Mixer in 0.13um CMOS Technology
Lin Shengmeng
Zhuang Xiaobo
PROCEEDINGS OF 2014 3RD ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP 2014), 2014, : 1324 - 1326
[13] A divide-by-16.5 circuit for 10-Gb ethernet transceiver in 0.13-πm CMOS
Moon, Y
Lee, SH
Shim, D
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (05) : 1175 - 1179
[14] A 10Gb/s Inductorless Quarter-Rate Clock and Data Recovery Circuit in 0.13um CMOS
Hsieh, Chang-Lin
Chu, Hong-Lin
Liu, Shen-Iuan
2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 165 - 168
[15] A 62-6601GHz phase-locked loop in 0.13um CMOS technology
Tsai, Kun-Hung
Liu, Shen-Iuan
2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 113 - +
[16] A 0.87 W Transceiver IC for 100 Gigabit Ethernet in 40 nm CMOS
Won, Hyosup
Yoon, Taehun
Han, Jinho
Lee, Joon-Yeong
Yoon, Jong-Hyeok
Kim, Taeho
Lee, Jeong-Sup
Lee, Sangeun
Han, Kwangseok
Lee, Jinhee
Park, Jinho
Bae, Hyeon-Min
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (02) : 399 - 413
[17] A 20-bit sigma-delta D/A for audio applications in 0.13um CMOS
Liu, Liyuan
Chen, Run
Li, Dongmei
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3622 - 3625
[18] Design of A 26GHz Phase-Locked Frequency Synthesizer in 0.13um CMOS
Chen Yueyang
Zhong Shun'an
Dang Hua
2009 WRI INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND MOBILE COMPUTING: CMC 2009, VOL 2, 2009, : 541 - 544
[19] X2 optical transceiver for 10 gigabit ethernet applications
Funada, Tomoyuki
Murata, Hiroshi
Kiyotake, Shojiro
Kamisugi, Hideaki
Moto, Akihiro
Nito, Kou
Tanaka, Hiromi
Ishibashi, Hiroto
Oki, Kazushige
Kurashima, Hiromi
Fujimura, Yasushi
Nakabayashi, Takashi
SEI Technical Review, 2006, (62): : 41 - 47
[20] A 20Gb/s 0.13um CMOS serial link transmitter using an LC-PLL to directly drive the output multiplexer
Chiang, P
Dally, WJ
Lee, MJE
Senthinathan, R
Oh, Y
Horowitz, M
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 272 - 275

← 1 2 3 4 5 →