A serial 10 Gigabit Ethernet transceiver on digital 0.13um CMOS

被引：0

作者：

Wu, B ^{[1
]}

Sutu, YH ^{[1
]}

Ramamurthy, K ^{[1
]}

Zheng, D ^{[1
]}

Cheung, E ^{[1
]}

Tran, T ^{[1
]}

Jiang, Y ^{[1
]}

Rana, M ^{[1
]}

机构：

[1] BitBlitz Commun Inc, Milpitas, CA 95035 USA

来源：

ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2003年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a serial 10 Gigabit Ethernet transceiver IC. To the extent of our knowledge, this is the first report of such a device on bulk CMOS. It uses a novel analog phase rotator in each of the 5 Clock-and-Data Recovery (CDR) units for an efficient implementation of multi-channel receiver circuits. A substantial amount of digital logic is present on the chip to perform the encoding, decoding, FIFO, MDIO etc. functions as specified by the 802.3ae standard. Sub-picosecond RMS jitter is nevertheless achieved in such a hostile environment. The chip is implemented in a 0.13um digital CMOS process and dissipates 1.5 Watts under a 1.5-volt power supply.

引用

页码：197 / 200

页数：4

共 50 条

[1] An Asynchronous Delay Line TDC for ADPLL in 0.13um CMOS
Li, Chunhui
Ma, Lei
Xiang, Junhui
Min, Hao
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[2] An 800mW 10Gb ethernet transceiver in 0.13μm CMOS
Sidiropoulos, S
Acharya, N
Chau, P
Dao, J
Feldman, A
Liaw, HJ
Loinaz, M
Narayanaswami, RS
Portmann, C
Rabii, S
Salleh, A
Sheth, S
Thon, L
Vleugels, K
Yue, P
Stark, D
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 168 - 169
[3] A 1.6-880MHz synthesizable ADPLL in 0.13um CMOS
Chang, Hsiang-Hui
Lee, Shang-Ming
Chou, Chao-Wen
Chang, Yu-Tung
Cheng, Yi-Li
2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 9 - +
[4] CMOS Optical Receiver for 10 Gigabit Ethernet
Garcia del Pozo, J. M.
Celma, S.
Sanz, M. T.
Alegre, J. P.
Medrano, N.
2008 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-5, 2008, : 1162 - 1165
[5] Study on cobalt salicide on patterned wafers with 0.13um CMOS technology and below
Deng, Q
Mai, ZH
He, R
Lam, J
Rao, R
Li, K
IPFA 2005: PROCEEDINGS OF THE 12TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2005, : 176 - 180
[6] A fully integrated 0.13μm CMOS 10Gb ethernet transceiver with XAUI interface
Lee, HR
Hwang, MS
Lee, BJ
Kim, YD
Oh, D
Kim, J
Lee, SH
Jeong, DK
Kim, W
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 170 - 171
[7] A 1.5 Gbps Transceiver Chipset in 0.13-μm CMOS for Serial Digital Interface
Lee, Kyungmin
Kim, Seung-Hoon
Park, Sung Min
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (04) : 552 - 560
[8] A Scalable 7.0-Gb/s Multi-Lane NRZ Transceiver with a 1/10th-Rate Forwarded Clock in 0.13um CMOS
Fiedler, Alan
Krishnan, Shoba
2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 2330 - 2333
[9] A Readout Circuit of Microchannel Plate Light Detector in 0.13um CMOS Technology
Gong, Haoran
Fu, Yunhao
Ding, Ning
Jiang, Jiaqi
Chang, Yuchun
2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
[10] A 10b 25MS/s 4.8mW 0.13um CMOS ADC for digital multimedia broadcasting applications
Cho, Young-Jae
Sa, Doo-Hwan
Kim, Yong-Woo
Lee, Kyung-Hoon
Choi, Hee-Cheol
Lee, Seung-Hoon
Jeon, Young-Deuk
Lee, Seung-Chul
Kwon, Jong-Kee
PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 497 - 500

← 1 2 3 4 5 →