A Dynamic and Distributed TDM Slot-Scheduling Protocol for QoS-Oriented Networks-on-Chip

被引:0
作者
Concer, Nicola [1 ]
Vesco, Andrea [2 ]
Scopigno, Riccardo [2 ]
Carloni, Luca P. [1 ]
机构
[1] Columbia Univ, Dept Comp Sci, New York, NY 10027 USA
[2] Inst Superiore Mario Boella, I-10318 Turin, Italy
来源
2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD) | 2011年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a run-time distributed and dynamic scheduling protocol for Quality-of-Service oriented Networks-on-Chip implementing Time Division Multiplexing of the channels. Our protocol automatically allocates the channel time-slots according to the specific routing algorithm implemented by the routers and the communication requirements of the applications currently executing. We present a theoretical analysis to model the protocol performance based on the traffic characteristics and to optimize the configuration of the NoC architecture which we propose to implement the protocol. This architecture relies on two independent and parallel networks: the first network transfers Qos-demanding data while the second is used to control the first and for best-effort traffic. System-level simulations demonstrate the effectiveness of this approach by showing that the runtime-generated reservation request for Qos-demanding data are accepted by the Noc with very low blocking probability and that once a reservation has been established the requested latency and throughput guarantees are consistently met.
引用
收藏
页码:31 / 38
页数:8
相关论文
共 33 条
[1]   A 2.9Tb/s 8W 64-Core Circuit-switched Network-on-Chip in 45nm CMOS [J].
Anders, Mark ;
Kaul, Himanshu ;
Hansson, Martin ;
Krishnamurthy, Ram ;
Borkar, Shekhar .
ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, :182-185
[2]  
[Anonymous], 1975, Queueing Systems
[3]  
[Anonymous], VLSI DESIGN
[4]  
BALDI M, 2004, SIMULATION T SOC MOD, V80
[5]  
Balfour J., 2006, ICS '06: Proceedings of the 20th annual international conference on Supercomputing, P187, DOI DOI 10.1145/1183401.1183430
[6]   Networks on chips: A new SoC paradigm [J].
Benini, L ;
De Micheli, G .
COMPUTER, 2002, 35 (01) :70-+
[7]   NoC synthesis flow for customized domain specific multiprocessor systems-on-chip [J].
Bertozzi, D ;
Jalabert, A ;
Murali, S ;
Tamhankar, R ;
Stergiou, S ;
Benini, L ;
De Micheli, G .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2005, 16 (02) :113-129
[8]   A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip [J].
Bjerregaard, T ;
Sparso, J .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, :1226-1231
[9]   The Future of Microprocessors [J].
Borkar, Shekhar ;
Chien, Andrew A. .
COMMUNICATIONS OF THE ACM, 2011, 54 (05) :67-77
[10]  
CARARA E, 2007, P C INT CIRC SYST DE, P111