共 243 条
- [2] Alapati R, 2009, IEEE INT 3D SYST, P155
- [3] A CMOS-compatible process for fabricating electrical through-vias in silicon [J]. 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 831 - +
- [4] [Anonymous], 2012, PROC 2011 IEEE INT 3
- [5] [Anonymous], INT MIDW S CIRC SYST
- [6] [Anonymous], 2009, IEEE INT 3D SYST
- [7] [Anonymous], 1994, P 7 INT S SIL MAT SC
- [8] [Anonymous], WAF INSP BOND WAF
- [9] [Anonymous], P 12 INT S QUAL EL D
- [10] [Anonymous], IEEE INT INT TECHN C