Processor modeling for hardware software codesign

被引：12

作者：

Rajesh, V ^{[1
]}

Moona, R ^{[1
]}

机构：

[1] Indian Inst Technol, Dept Comp Engn & Sci, Cadence Res Ctr, Kanpur 208016, Uttar Pradesh, India

来源：

TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 1999年

关键词：

D O I：

10.1109/ICVD.1999.745137

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In hardware are - software codesign paradigm often a performance estimation of the system is needed for hardware are - software partitioning. The tremendous growth of application specific embedded systems necessitate high level system design tools for rapid prototyping. This work involves design of a language Sim-nML,which will be the base for a high level system design environment. The language is simple, elegant and powerful enough to express the behavior of the processor at instruction level. This language is used as the base for a whole set of tools such as assembler; disassembler and simulator generator: As a pall of this,cork, Ire implemented an instruction set simulator generator which takes Sim-nML description of the processor as input and produces C++ code for performance simulator I the envisage the use of the generated simulator for cycle based analysis of the processor and for performance estimation of the system. This work is primarily an extension of nML[2] language.

引用

页码：132 / 137

页数：6

共 50 条

[41] AN EFFICIENT SCHEDULING ALGORITHM FOR PIPELINED INSTRUCTION SET PROCESSOR AND ITS APPLICATION TO ASIP HARDWARE SOFTWARE CODESIGN [J].

BINH, NN ;

IMAI, M ;

SHIOMI, A ;

HIKICHI, N ;

HONMA, Y ;

SATO, J .

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1995, E78A (03) :353-362

[42] Hardware-software codesign of embedded systems [J].

Coelho, CJN ;

da Silva, DC ;

Fernandes, AO .

XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, :2-8

[43] Hardware/Software interface codesign for embedded systems [J].

Jerraya, AA ;

Wolf, W .

COMPUTER, 2005, 38 (02) :63-+

[44] Hardware-Software Codesign of a CNN Accelerator [J].

Yi, Changjae ;

Kang, Donghyun ;

Ha, Soonhoi .

2022 25TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2022, :348-356

[45] Hardware/Software Codesign for Watermarking in DCT Domain [J].

Erozan, Ahmet Turan ;

Baskir, Subutay Giray ;

Ors, Berna .

2013 21ST SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2013,

[46] Putting hardware-software codesign into practice [J].

Schrott, G ;

Tempelmeier, T .

REAL TIME PROGRAMMING 1997: (WRTP 97), 1998, :15-22

[47] A Petri Net Model for Hardware/Software Codesign [J].

Paulo Maciel ;

Edna Barros ;

Wolfgang Rosenstiel .

Design Automation for Embedded Systems, 1999, 4 :243-310

[48] Hardware/Software Codesign from the RASSP Perspective [J].

Geoffrey A. Frank ;

Bernard Clark ;

W. Bernard Schaming ;

William Kline .

Journal of VLSI signal processing systems for signal, image and video technology, 1997, 15 :63-81

[49] Hardware/software codesign for embedded RISC core [J].

Liu, P .

MEDIA PROCESSORS 2002, 2002, 4674 :21-28

[50] SDL interface for hardware-software codesign [J].

不详 .

IEEE DESIGN & TEST OF COMPUTERS, 1999, 16 (04) :6-6

← 1 2 3 4 5 →