Processor modeling for hardware software codesign

被引：12

作者：

Rajesh, V ^{[1
]}

Moona, R ^{[1
]}

机构：

[1] Indian Inst Technol, Dept Comp Engn & Sci, Cadence Res Ctr, Kanpur 208016, Uttar Pradesh, India

来源：

TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 1999年

关键词：

D O I：

10.1109/ICVD.1999.745137

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In hardware are - software codesign paradigm often a performance estimation of the system is needed for hardware are - software partitioning. The tremendous growth of application specific embedded systems necessitate high level system design tools for rapid prototyping. This work involves design of a language Sim-nML,which will be the base for a high level system design environment. The language is simple, elegant and powerful enough to express the behavior of the processor at instruction level. This language is used as the base for a whole set of tools such as assembler; disassembler and simulator generator: As a pall of this,cork, Ire implemented an instruction set simulator generator which takes Sim-nML description of the processor as input and produces C++ code for performance simulator I the envisage the use of the generated simulator for cycle based analysis of the processor and for performance estimation of the system. This work is primarily an extension of nML[2] language.

引用

页码：132 / 137

页数：6

共 50 条

[21] A unified component modeling approach for performance estimation in hardware/software codesign [J].

Grode, J ;

Madsen, J .

24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, :65-69

[22] Codesign-Oriented Performability Modeling for Hardware-Software Systems [J].

Tokuno, Koichi ;

Yamada, Shigeru .

IEEE TRANSACTIONS ON RELIABILITY, 2011, 60 (01) :171-179

[23] Hardware/software codesign - Pedagogy for the industry [J].

He, Min ;

Tsai, Ming-Che ;

Wu, Xiaolong ;

Wang, Fei ;

Nasr, Ramzi .

PROCEEDINGS OF THE FIFTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, 2008, :279-+

[24] HARDWARE-SOFTWARE CODESIGN - INTRODUCTION [J].

WOLF, W .

IEEE DESIGN & TEST OF COMPUTERS, 1993, 10 (03) :5-5

[25] HARDWARE-SOFTWARE CODESIGN - INTRODUCTION [J].

DEMICHELI, G .

IEEE MICRO, 1994, 14 (04) :8-9

[26] Hardware/software codesign for embedded systems [J].

Harrison, J .

IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (03) :153-153

[27] Communication estimation for hardware/software codesign [J].

Knudsen, PV ;

Madsen, J .

HARDWARE/SOFTWARE CODESIGN - SIXTH INTERNATIONAL WORKSHOP PROCEEDINGS, 1998, :55-59

[28] Hardware - Software codesign for matrix multiplication [J].

Lee, TC ;

Henne, E .

PDPTA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS 1-4, 2003, :328-332

[29] Hardware software codesign of the Xilinx microkernel [J].

Asokan, V ;

Mohan, S ;

Nagarajan, RK .

ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2004, :308-308

[30] Reconfigurable Computing and Hardware/Software Codesign [J].

Plaks, Toomas P. ;

Santambrogio, Marco D. ;

Sciuto, Donatella .

EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2008, (01)

← 1 2 3 4 5 →