A-72 dB @ 2 MHz IM3 CMOS tunable pseudo-differential transconductor

被引：5

作者：

Lujan-Martinez, C. ^{[1
]}

Torralba, A. ^{[1
]}

Carvajal, R. G. ^{[1
]}

Ramirez-Angulo, Jaime ^{[2
]}

机构：

[1] Univ Seville, Escuela Super Ingn, Camino Descubrimientos S-N, Seville 41092, Spain

[2] New Mexico State Univ, Klipsch Sch Elect & Comp Engn, Las Cruces, NM 88003 USA

来源：

PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10 | 2008年

关键词：

analog CMOS; highly linear transconductor; baseband analog filters;

D O I：

10.1109/ISCAS.2008.4541357

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A novel CMOS highly linear tunable pseudo-differential transconductor is presented. By using different linearization techniques, a new fully CMOS OTA has been designed that outperforms previous CMOS pseudo differential OTA implementations in terms of linearity. It has been designed in a 0.5 mu m-CMOS technology with a single 3.3 V voltage supply. Experimental results show a IM3 of -72 dB for a 1Vpp input signal at 2 MHz with a current consumption under 5 mA. A large tuning range Is obtained with the IM3 always under -70dB for the same input signal.

引用

页码：73 / +

页数：2

共 13 条

[1]

ACOSTA L, 2006, P IEEE ISCAS 2006, P69

[2] The flipped voltage follower:: A useful cell for low-voltage low-power circuit design [J].

Carvajal, RG ;

Ramírez-Angulo, J ;

López-Martín, A ;

Torralba, A ;

Galán, JAG ;

Carlosena, A ;

Chavero, FM .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (07) :1276-1291

[3]

CARVAJAL RG, 2007, P IEEE ISCAS 27 30 M, P473

[4]

HUANG WC, 2006, IEEE T CIRCUITS SY 1, V53

[5]

KACHARE M, 2005, IEEE T CIRCUITS SY 2, V52

[6] A 4-MHZ CMOS CONTINUOUS-TIME FILTER WITH ON-CHIP AUTOMATIC TUNING [J].

KRUMMENACHER, F ;

JOEHL, N .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (03) :750-758

[7]

LEWINSKI A, 2006, IEEE T CIRCUITS SY 2, V53

[8] A fully balanced pseudo-differential OTA with common-mode feedforward and inherent common-mode feedback detector [J].

Mohieldin, AN ;

Sánchez-Sinencio, E ;

Silva-Martínez, J .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (04) :663-668

[9] Linearisation of MOS resistors using capacitive gate voltage averaging [J].

Ramírez-Angulo, J ;

Sawant, MS ;

Carvajal, RG ;

López-Martín, A .

ELECTRONICS LETTERS, 2005, 41 (09) :511-512

[10]

RODRIGUEZVILLEG.E, 2007, IEEE T CIRCUITS SY 2, V54

← 1 2 →