Test structures for the evaluation of 3D chip interconnection schemes

被引：1
|
作者：
Mathewson, A. [1 ]
Brun, J. [2 ]
Franiatte, R. [2 ]
Nowodzinski, A. [2 ]
Ancient, R. [2 ]
Sillon, N. [2 ]
Depoutot, F. [3 ]
Dubois-Bonvalot, B. [3 ]
机构：
[1] Tyndall Natl Inst, Cork, Ireland
[2] CEA, F-38050 Grenoble, France
[3] Hardware Secur Res Grp Gemalto, F-38050 Grenoble, France
来源：
2008 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, CONFERENCE PROCEEDINGS | 2008年
关键词：
D O I：
10.1109/ICMTS.2008.4509325
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper a test structure is described which facilitates the evaluation of interconnection schemes for chip on wafer attachment and interconnection. Microinsert technology is described and some of the characterization that the test structure permits is discussed Thermal cycling experiments were performed on this test structure and although the resistance of the contact chain seemed not to change as a function of number of cycles, detailed investigation revealed that the metal resistance was reducing while contact resistance was increasing and the two effects were trading off against each other. Possible explanations for this behavior have been provided.
引用
收藏
页码：117 / +
页数：2
相关论文
共 50 条
  • [1] Process integration of 3D chip stack with vertical interconnection
    Takahashi, K
    Taguchi, Y
    Tomisaka, M
    Yonemura, H
    Hoshino, M
    Ueno, M
    Egawa, Y
    Nemoto, Y
    Yamaji, Y
    Terao, H
    Umemoto, M
    Kameyama, K
    Suzuki, A
    Okayama, Y
    Yonezawa, T
    Kondo, K
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 601 - +
  • [2] Fine Pitch Chip Interconnection Technology for 3D Integration
    Hwang, Jihwan
    Kim, Jongyeon
    Kwon, Woonseong
    Kang, Unbyoung
    Cho, Taeje
    Kang, Sayoon
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1399 - 1403
  • [3] Design and Fabrication of a Test Chip for 3D Integration Process Evaluation
    Song, Chongshen
    Wang, Zheyao
    Liu, Litian
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1764 - 1769
  • [4] Reliable routing schemes in 3D network on chip
    Touati, Habib Chawki
    Boutekkouk, Fateh
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2020, 12 (01) : 39 - 61
  • [5] Finite element modeling of 3D interconnection structures
    Tan, JL
    Pan, GW
    ICMMT'98: 1998 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 1998, : 957 - 960
  • [6] Micro Cu bump interconnection on 3D chip stacking technology
    Tanida, K
    Umemoto, M
    Tanaka, N
    Tomita, Y
    Takahashi, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2004, 43 (4B): : 2264 - 2270
  • [7] An Efficient Edge Traces Technique for 3D Interconnection of Stack Chip
    Kim, Sun-Rak
    Park, Ah-Young
    Yoo, Choong D.
    Lee, Jae Hak
    Song, Jun-Yeob
    Lee, Seung S.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1878 - 1882
  • [8] Putting 3D interconnection technologies into perspective from chip to system
    Fjelstad, Joseph
    CIRCUIT WORLD, 2012, 38 (01) : 4 - 11
  • [9] Micro Cu bump Interconnection on 3D chip stacking technology
    Tanida, Kazumasa
    Umemoto, Mitsuo
    Tanaka, Naotaka
    Tomita, Yoshihiro
    Takahashi, Kenji
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2004, 43 (4 B): : 2264 - 2270
  • [10] Wavelength division multiplexing using 3D interconnection structures
    Reinker, DM
    WAVELENGTH DIVISION MULTIPLEXING COMPONENTS, 1996, 2690 : 126 - 135
12345