Co-modeling and co-simulation of package and on-chip decoupling capacitor for resonant free power/ground network design

被引：0

作者：

Park, HJ ^{[1
]}

Kim, HS ^{[1
]}

Kam, DG ^{[1
]}

Kim, JH ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Terahertz Interconnect & Package Lab, Taejon 305701, South Korea

来源：

55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The co-modeling and co-simulation results about the package and on-chip power/ground network have been demonstrated. The inevitable parallel resonance peak, due to the inductive parasitic on the package and on-chip decoupling capacitor, was analyzed in frequency domain. Subsequently, the co-design procedure for the resonant free power/ground network was suggested and evaluated simply in frequency domain.

引用

页码：727 / 731

页数：5

共 50 条

[21] Electrothermal Co-Simulation of a Two-Chip Power Delivery Network in Frequency Domain
Li, Na
Mao, Junfa
Zhao, Wen-Sheng
Tang, Min
Yin, Wen-Yan
2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
[22] Modeling and Simulation of IC and Package Power/Ground Network
Park, Hyunjeong
Gam, Dong Gun
Kim, Joungho
Kim, Hyungsoo
2006 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1-3, PROCEEDINGS, 2006, : 696 - 701
[23] Electromagnetic Partitioning Methodology Towards Multi-Physics Chip-Package-Board Co-Design and Co-Simulation
Wane, Sidina
Bajon, Damienne
ELECTROMAGNETICS AND NETWORK THEORY AND THEIR MICROWAVE TECHNOLOGY APPLICATIONS: A TRIBUTE TO PETER RUSSER, 2011, : 227 - 254
[24] Analysis of the effect of AC noise on DC bias of VGA for UHF RFID using chip-package co-modeling and simulation
Le, Hyein
Shim, Yujeong
Park, Hyungjeong
Ryu, Chunghyun
Yoon, Changwook
Kim, Joungho
2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 591 - 594
[25] A compact model for analysis and design of on-chip power network with decoupling capacitors
Zarkesh-Ha, P
Doniger, K
Loh, W
Sun, D
Stephani, R
Priebe, G
21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 84 - 89
[26] Chip-package co-design of power distribution network for system-in-package applications
Kim, GW
Kam, DG
Chung, DH
Kim, JH
6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 499 - 501
[27] Application of Thermal Network Approach to Electrical-Thermal Co-simulation and Chip-Package Board Extraction
Zhao, Fengyun
Cai, Yuanbin
Luo, Zipeng
Kuo, An-Yu
Ai, Xin
Kao, C. T.
Zhuang, Zhemin
PROCEEDINGS 2018 34TH ANNUAL SEMICONDUCTOR THERMAL MEASUREMENT, MODELLING & MANAGEMENT SYMPOSIUM (SEMI-THERM), 2018, : 1 - 7
[28] Fast dynamic memory integration in co-simulation frameworks for multiprocessor system on-chip
Villa, O
Schaumont, P
Verbauwhede, I
Monchiero, M
Palermo, G
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 804 - 805
[29] Co-simulation of Power Grid, Information Network and Transportation Network Simulation System
Yongmin, Shuai
Zhang, Yu
Liu, Fuhao
Qiao, Xiaobin
Xiong, Yunfei
Zeng, Yong
2022 2ND IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND ARTIFICIAL INTELLIGENCE (SEAI 2022), 2022, : 199 - 203
[30] Simulating Smart Grid: Co-Simulation of Power and Communication Network
Razaq, Abdul
Pranggono, Bernardi
Tianfield, Huaglory
Yue, Hong
2015 50TH INTERNATIONAL UNIVERSITIES POWER ENGINEERING CONFERENCE (UPEC), 2015,

← 1 2 3 4 5 →