Co-modeling and co-simulation of package and on-chip decoupling capacitor for resonant free power/ground network design

被引：0

作者：

Park, HJ ^{[1
]}

Kim, HS ^{[1
]}

Kam, DG ^{[1
]}

Kim, JH ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Terahertz Interconnect & Package Lab, Taejon 305701, South Korea

来源：

55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The co-modeling and co-simulation results about the package and on-chip power/ground network have been demonstrated. The inevitable parallel resonance peak, due to the inductive parasitic on the package and on-chip decoupling capacitor, was analyzed in frequency domain. Subsequently, the co-design procedure for the resonant free power/ground network was suggested and evaluated simply in frequency domain.

引用

页码：727 / 731

页数：5

共 50 条

[1] Futuire challenges of power bus modeling and decoupling capacitor for package-chip co-design
Khaled, Pervez
Chowdhury, Masud H.
WMSCI 2006: 10TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL III, PROCEEDINGS, 2006, : 162 - 166
[2] Co-modeling, experimental verification, and analysis of chip-package hierarchical power distribution network
Park, Hyunjeong
Kim, Hyungsoo
Pak, Jun So
Yoon, Changwook
Koo, Kyoungchoul
Kim, Joungho
IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (04): : 595 - 606
[3] Chip-Package-PCB Co-Simulation for Power Integrity Design at the Early Design Stage
Uematsu, Yutaka
Taniguchi, Hitoshi
Toyama, Masahiro
Yagyu, Masayoshi
Osaka, Hideki
2015 IEEE 4TH ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP), 2015, : 451 - 452
[4] Dynamic Power and Signal Integrity Analysis for Chip-Package-Board Co-Design and Co-Simulation
Wane, Sidina
Kuo, An-Yu
Dos Santos, Patrick
EUWIT: 2009 EUROPEAN WIRELESS TECHNOLOGY CONFERENCE, 2009, : 246 - +
[5] Dynamic Power and Signal Integrity Analysis for Chip-Package-Board Co-Design and Co-Simulation
Wane, Sidina
Kuo, An-Yu
Dos Santos, Patrick
2009 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC 2009), 2009, : 527 - +
[6] Chip-Package Thermal Co-Simulation Technique for Thermally Aware Chip Design
Karimanal, Kamal
2010 12TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 2010,
[7] TCAD-Spice Co-Simulation of Ferroelectric Capacitor as an Electrically Trimmable On-Chip Capacitor in Analog Circuit
Huynh, K.
Tenkeu, A. C.
Pun, K. P.
Wong, H. Y.
2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2019,
[8] Electrical/Thermal Co-Design and Co-Simulation, from Chip, Package, Board to System
Kao, C. T.
Kuo, An-Yu
Dai, Yun
2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2016,
[9] Chip-Package Co-Simulation with Multiscale Structures
Ha, Myunghyun
Srinivasan, Krishna
Swaminathan, Madhavan
2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 317 - 320
[10] Electromagnetic and Thermal Co-Analysis for distributed co-design and co-simulation of chip, package and board
Wane, Sidina
Kuo, An-Yu
2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 423 - +

← 1 2 3 4 5 →