On-chip ESD protection for RF I/Os: Devices, circuits and models

被引：4

作者：

Rosenbaum, E ^{[1
]}

Hyvonen, S ^{[1
]}

机构：

[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA

来源：

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/ISCAS.2005.1464809

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

ESD protection circuits load RF I/O pads. The negative effect on RF performance can be limited by careful construction and layout of the protection devices. The cancellation technique extends the range of frequencies for which the protection circuit has an acceptably small effect on RF performance.

引用

页码：1202 / 1205

页数：4

共 13 条

[1]

Amerasekera A., 1995, ESD SILICON INTEGRAT

[2]

Barth JE, 2001, IEEE T ELECTRON PA M, V24, P99, DOI 10.1109/6104.930960

[3]

Dally W.J., 1998, Digital System Engineering

[4] Cancellation technique to provide ESD protection for multi-GHz RF inputs [J].

Hyvonen, S ;

Joshi, S ;

Rosenbaum, E .

ELECTRONICS LETTERS, 2003, 39 (03) :284-286

[5]

HYVONEN S, 2004, THESIS U ILLINOIS

[6] Simulator-independent compact modeling of vertical npn transistors for ESD and RF circuit simulation [J].

Joshi, S ;

Rosenbaum, E .

MICROELECTRONICS RELIABILITY, 2003, 43 (07) :1021-1027

[7]

JOSHI S, IN PRESS IEEE T ELEC

[8]

Lee T, 2004, DESIGN CMOS RADIO FR

[9] Comprehensive frequency-dependent substrate noise analysis using boundary element methods [J].

Li, HM ;

Carballido, J ;

Yu, HH ;

Okhmatovski, VI .

IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, :2-9

[10] A Verilog-A compact model for ESD protection NMOSTs [J].

Li, JJ ;

Joshi, S ;

Rosenbaum, E .

PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, :253-256

← 1 2 →