Instrumental Discrepancy and Relation of Stress Condition between ESD Association and JEDEC Standards on ESD CDM Test

被引:0
作者
Satirakul, Yuparwadee [1 ]
Butngam, Tanawat [1 ]
Phunyapinuant, Surapol [1 ]
机构
[1] Spansion Thailand Ltd, Nonthaburi 11120, Thailand
来源
ISTFA 2009 | 2009年
关键词
D O I
暂无
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Instrumental difference including characteristic aspects between ESDA and JEDEC standards on CDM test have been investigated and discussed. ESDA test systems provides higher discharge current, lower rise time and lower full width at half maximum at the same stress level, which is due to the higher inductance in the discharge path. We have succeeded in finding out the linear relation of the stress condition between these 2 standards. Furthermore, the current monotonically increases with the stress level for all capacitances and depends on the package size as expected. The relationship between current and package area is proportional because a larger package affords a higher capacitance. The current tends to saturate with a package size over 250 mm(2) in both standards. The electrical failure yield of each standard system can be predicted by a stress condition of the other. The stress condition in JEDEC standard is undoubtedly a subset of the ESDA standard.
引用
收藏
页码:182 / 188
页数:7
相关论文
共 8 条
  • [1] Amerasekera A., 2002, ESD SILICON INTEGRAT, V2nd
  • [2] ESD Association, 1999, 5311999 ESD STM
  • [3] GAO Z, 2006, IEEE 7 INT C EL PACK
  • [4] GIESER HA, 2007, IEEE 45 ANN INT REL
  • [5] HENRY LG, EOS ESD S 99, P203
  • [6] JAHANZEB A, 2007, EOS ESD S P, P283
  • [7] *JEDEC, 2004, JESD22C101C JEDEC
  • [8] KER MD, 2001, ESD TEST METHODS INT, P1011