Cross-VM cache attacks on Camellia

被引:1
|
作者
Seddigh, Milad [1 ]
Soleimany, Hadi [1 ]
机构
[1] Shahid Beheshti Univ, Cyberspace Res Inst, Tehran, Iran
关键词
Camellia; Flush plus Reload; Cache-based attack;
D O I
10.1007/s11416-021-00393-z
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Flush+Reload is a powerful cache-based side-channel attack in which the attacker takes advantage of a security weakness in the X86 processor architecture to ascertain whether specific cache lines are accessed by the victim or not. The Flush+Reload attack can be performed in a cross-core setting under the assumption that the last level cache is shared between the cores. In this paper, we demonstrate that Camellia implementations of OpenSSL 1.1.0 running inside the victim VM are vulnerable to the Flush+Reload attacks. Camellia is an ISO/IEC standard and CRYPTREC-portfolio cipher which was jointly designed by NTT and Mitsubishi. Our experimental results demonstrate that the attacker is able to recover the secret keys of Camellia in less than 1 minute in the native setup by utilizing the Flush+Reload technique. Our work demonstrates that common implementations of this standard cipher are vulnerable against Flush+Reload attack in both native and cross-VM setups. To the best of our knowledge, the proposed attacks are the first attack on Camellia that can be applied in the cross-VM setting.
引用
收藏
页码:91 / 99
页数:9
相关论文
共 50 条
  • [21] Trinetra: a solution to handle cross-VM time-driven attack
    Buch, Dhara H.
    Bhatt, Haresh S.
    SN APPLIED SCIENCES, 2020, 2 (04):
  • [22] Cross-VM Information Leaks in FPGA-Accelerated Cloud Environments
    Giechaskiel, Ilias
    Tian, Shanquan
    Szefer, Jakub
    2021 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2021, : 91 - 101
  • [23] Cross Processor Cache Attacks
    Irazoqui, Gorka
    Eisenbarth, Thomas
    Sunar, Berk
    ASIA CCS'16: PROCEEDINGS OF THE 11TH ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, 2016, : 353 - 364
  • [24] Scheduler-based Defenses against Cross-VM Side-channels
    Varadarajan, Venkatanathan
    Ristenpart, Thomas
    Swift, Michael
    PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, 2014, : 687 - 702
  • [25] Research on access driven cache timing attacks against camellia
    Zhao X.-J.
    Wang T.
    Zheng Y.-Y.
    Jisuanji Xuebao/Chinese Journal of Computers, 2010, 33 (07): : 1153 - 1164
  • [26] Cross-VM and Cross-Processor Covert Channels Exploiting Processor Idle Power Management
    Chen, Paizhuo
    Li, Lei
    Yang, Zhice
    PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, 2021, : 733 - 750
  • [27] Cross-VM Covert Channel Risk Assessment for Cloud Computing: An Automated Capacity Profiler
    Zhang, Rui
    Qi, Wen
    Wang, Jianping
    2014 IEEE 22ND INTERNATIONAL CONFERENCE ON NETWORK PROTOCOLS (ICNP), 2014, : 25 - 36
  • [28] Preventing from Cross-VM Side-Channel Attack Using New Replacement Method
    Saxena, Sandeep
    Sanyal, Goutam
    Srivastava, Shashank
    Amin, Ruhul
    WIRELESS PERSONAL COMMUNICATIONS, 2017, 97 (03) : 4827 - 4854
  • [29] Leaky Controller: Cross-VM Memory Controller Covert Channel on Multi-core Systems
    Semal, Benjamin
    Markantonakis, Konstantinos
    Akram, Raja Naeem
    Kalbantner, Jan
    ICT SYSTEMS SECURITY AND PRIVACY PROTECTION, SEC 2020, 2020, 580 : 3 - 16
  • [30] Preventing from Cross-VM Side-Channel Attack Using New Replacement Method
    Sandeep Saxena
    Goutam Sanyal
    Shashank Srivastava
    Ruhul Amin
    Wireless Personal Communications, 2017, 97 : 4827 - 4854