The GBT-SerDes ASIC prototype

被引:55
作者
Moreira, P. [1 ]
Baron, S. [1 ]
Bonacini, S. [1 ]
Cobanoglu, O. [1 ]
Faccio, F. [1 ]
Feger, S. [1 ]
Francisco, R. [1 ]
Gui, P. [2 ]
Li, J. [2 ]
Marchioro, A. [1 ]
Paillard, C. [1 ]
Porret, D. [1 ]
Wyllie, K. [1 ]
机构
[1] CERN, CH-1211 Geneva 23, Switzerland
[2] So Methodist Univ, Dallas, TX 75275 USA
来源
JOURNAL OF INSTRUMENTATION | 2010年 / 5卷
关键词
VLSI circuits; Radiation-hard electronics; Analogue electronic circuits; Digital electronic circuits;
D O I
10.1088/1748-0221/5/11/C11022
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
In the framework of the GigaBit Transceiver project (GBT), a prototype, the GBTSerDes ASIC, was developed, fabricated and tested. To sustain high radiation doses while operating at 4.8Gb/s, the ASIC was fabricated in a commercial 130 nm CMOS technology employing radiation tolerant techniques and circuits. The transceiver serializes-deserializes the data, Reed-Solomon encodes and decodes the data and scrambles and descrambles the data for transmission over optical fibre links. This paper describes the GBT-SerDes architecture, and presents the test results.
引用
收藏
页数:8
相关论文
共 8 条
  • [1] Cobanoglu O., 2009, P TOPICAL WORKSHOP E, P570, DOI [10.5170/CERN-2009-006.570, DOI 10.5170/CERN-2009-006.570]
  • [2] MARIN F, 2009, P TOP WORKSH EL PART, P631
  • [3] Mazza G., 2009, P TOP WORKSH EL PART, P321
  • [4] Menouni M., 2009, P TOP WORKSH EL PHYS, P1, DOI [10.5170/CERN-2009-006.326, DOI 10.5170/CERN-2009-006.326]
  • [5] Moreira P., 2009, GBT P TOP WORKSH EL, P342
  • [6] Moreira P., 2007, P TOP WORKSH EL PART, P332, DOI [10.5170/CERN-2007-007.332, DOI 10.5170/CERN-2007-007.332]
  • [7] Papotti G., 2006, P 12 WORKSH EL LHC F
  • [8] Troska J., 2009, TOP WORKSH EL PART P, DOI [10.5170/CERN-2009-006.347, DOI 10.5170/CERN-2009-006.347]