An adaptive fault-tolerant memory system for FPGA-based architectures in the space environment

被引:0
|
作者
Fay, Dan [1 ]
Shye, Alex [1 ]
Bhattacharya, Sayantan [1 ]
Connors, Daniel A. [1 ]
Wichmann, Steve [2 ]
机构
[1] Univ Colorado, Boulder, CO 80309 USA
[2] Redefine Technol, Boulder, CO USA
来源
NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS | 2007年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Ionizing radiation at high altitudes above the Earth adversely affects electronic systems in various ways. For these reasons, high-density, SRAM-based FPGA (Field Programmable Gate Array) systems have historically been unsuitable for use in space due to their higher susceptibility to radiation-induced Soft Error Upsets (SEUs). However there are a number of reasons for pursuing the deployment of adaptive FPGA-based designs in spacecraft systems and satellites. Frequently mission requirements change and FPGA systems are a mutable low-cost electronic fabric capable of adjusting to new design constraints after a system is initially released. Moreover, an adaptive FPGA design can attenuate the amount of fault tolerance in the system to the specific levels of radiation and the amount of available power resources, and performance. Previously, the Triple3 Redundant Space Systems (T3RSS) approach demonstrated the use of partial reconfiguration of FPGA logic to ensure fault tolerance in FPGA-based space systems. This paper explores the issues germane to developing a reliable, high performance memory system for FPGA architectures that seamlessly withstands both radiation-induced SEUs and permanent failures in space system hardware components.
引用
收藏
页码:250 / +
页数:2
相关论文
共 50 条
  • [21] A Methodology for Fault-tolerant Pareto-optimal Approximate Designs of FPGA-based Accelerators
    Tsounis, Ioannis
    Agiakatsikas, Dimitris
    Psarakis, Mihalis
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (04)
  • [22] An FPGA-based Hardware-Efficient Fault-Tolerant Astrocyte-Neuron Network
    Johnson, Anju P.
    Halliday, David M.
    Millard, Alan G.
    Tyrrell, Andy M.
    Timmis, Jon
    Liu, Junxiu
    Harkin, Jim
    McDaid, Liam
    Karim, Shvan
    PROCEEDINGS OF 2016 IEEE SYMPOSIUM SERIES ON COMPUTATIONAL INTELLIGENCE (SSCI), 2016,
  • [23] A Partial Task Replication Algorithm for Fault-Tolerant FPGA-based Soft-Multiprocessors
    Zabihi, Masoume
    Farbeh, Hamed
    Miremadi, Seyed Ghassem
    2015 CSI SYMPOSIUM ON REAL-TIME AND EMBEDDED SYSTEMS AND TECHNOLOGIES (RTEST), 2015,
  • [24] An FPGA-Based Fault-Tolerant Method for Reliable Current Commutation of Direct Matrix Converter
    Ming, Lei
    Ding, Wenlong
    Loh, Poh Chiang
    Xin, Zhen
    2020 IEEE 9TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE (IPEMC2020-ECCE ASIA), 2020, : 2658 - 2663
  • [25] Fault-Tolerant Five-Leg Converter Topology With FPGA-Based Reconfigurable Control
    Shahbazi, Mahmoud
    Poure, Philippe
    Saadate, Shahrokh
    Zolghadri, Mohammad Reza
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (06) : 2284 - 2294
  • [26] FPGA-Based Reconfigurable Control for Fault-Tolerant Back-to-Back Converter Without Redundancy
    Shahbazi, Mahmoud
    Poure, Philippe
    Saadate, Shahrokh
    Zolghadri, Mohammad Reza
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (08) : 3360 - 3371
  • [27] Fault-Tolerant FPGA-Based Nanosatellite Balancing High-Performance and Safety for Cryptography Application
    Gantel, Laurent
    Berthet, Quentin
    Amri, Emna
    Karlov, Alexandre
    Upegui, Andres
    ELECTRONICS, 2021, 10 (17)
  • [28] Fault-tolerant quantum architectures based on erasure qubits
    Gu, Shouzhen
    Retzker, Alex
    Kubica, Aleksander
    PHYSICAL REVIEW RESEARCH, 2025, 7 (01):
  • [29] SMT-Based Synthesis of Fault-Tolerant Architectures
    Delmas, Kevin
    Delmas, Remi
    Pagetti, Claire
    COMPUTER SAFETY, RELIABILITY, AND SECURITY, SAFECOMP 2017, 2017, 10488 : 287 - 302
  • [30] IMPLEMENTATION OF AN EXPERIMENTAL FAULT-TOLERANT MEMORY SYSTEM
    CARTER, WC
    MCCARTHY, CE
    IEEE TRANSACTIONS ON COMPUTERS, 1976, 25 (06) : 557 - 568