Hardware implementation of a background substraction algorithm in FPGA-based platforms

被引：0

作者：

Calvo-Gallego, Elisa ^{[1
]}

Sanchez-Solano, Santiago ^{[1
]}

Brox Jimenez, Piedad ^{[2
]}

机构：

[1] Univ Seville, Inst Microelect Sevilla IMSE CNM, CSIC, Seville, Spain

[2] Univ Seville, Dept Elect & Electromagnetism, Inst Microelect Sevilla IMSE CNM, CSIC, Seville, Spain

来源：

2015 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT) | 2015年

关键词：

background substraction; foreground extraction; hardware implementation; fuzzy logic-based techniques;

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

Different strategies for the implementation of a fuzzy logic-based background subtraction algorithm are presented in this paper. The goal of this contribution is to obtain an efficient implementation suitable to be integrated into hardware platforms with limited resources. In order to find an adequate performance-resources trade-off, the design space is explored taken into account several strategies and implementation options. The final implementation is encapsulated within an IP core that has been used in a demonstrator, built on a Spartan-3A-DSP FPGA development board, suitable for processing VGA (640x480P) @ 60 Hz.

引用

页码：1688 / 1693

页数：6

共 50 条

[41] Moving Learning Machine towards Fast Real-Time Applications: A High-Speed FPGA-Based Implementation of the OS-ELM Training Algorithm
Frances-Villora, Jose V.
Rosado-Munoz, Alfredo
Bataller-Mompean, Manuel
Barrios-Aviles, Juan
Guerrero-Martinez, Juan F.
ELECTRONICS, 2018, 7 (11):
[42] DreamCam: A modular FPGA-based smart camera architecture
Birem, Merwan
Berry, Francois
JOURNAL OF SYSTEMS ARCHITECTURE, 2014, 60 (06) : 519 - 527
[43] Design and implementation of robust visual servoing control of an inverted pendulum with an FPGA-based image co-processor
Tu, Yi-Wei
Ho, Ming-Tzu
MECHATRONICS, 2011, 21 (07) : 1170 - 1182
[44] FPGA Hardware Implementation of Computationally Efficient DOA Estimation of Coherent Signals
Hussain, Ahmed A.
Tayem, Nizar
Soliman, Abdel-Hamid
2021 INTERNATIONAL CONFERENCE ON RADAR, ANTENNA, MICROWAVE, ELECTRONICS, AND TELECOMMUNICATIONS (ICRAMET), 2021, : 103 - 108
[45] Real-Time FPGA-Based Binocular Stereo Vision System with Semi-Global Matching Algorithm
Chen, Zhuoyu
Dong, Pingchen
Li, Zhuoao
Yao, Ruoheng
Ma, Yunhao
Fang, Xiwei
Deng, Huanshihong
Zhang, Wenyue
Chen, Lei
An, Fengwei
34TH IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (SOCC), 2021, : 158 - 163
[46] Testing of hardware implementation of infrared image enhancing algorithm
Dulski, R.
Sosnowski, T.
Piatkowski, T.
Trzaskawka, P.
Kastek, M.
Kucharz, J.
ELECTRO-OPTICAL AND INFRARED SYSTEMS: TECHNOLOGY AND APPLICATIONS IX, 2012, 8541
[47] Wavelet-transform steganography: algorithm and hardware implementation
Mohd, Bassam J.
Hayajneh, Thaier
Quttoum, Ahmad Nahar
INTERNATIONAL JOURNAL OF ELECTRONIC SECURITY AND DIGITAL FORENSICS, 2013, 5 (3-4) : 241 - 256
[48] Novel Benes Network Routing Algorithm and Hardware Implementation
Nikolaidis, Dimitris
Groumas, Panos
Kouloumentas, Christos
Avramopoulos, Hercules
TECHNOLOGIES, 2022, 10 (01)
[49] A Hardware Acceleration of Maximum Likelihood Estimation Algorithm With Alternating Projection on FPGA
Zhuo, Xuan
Ren, Shiwei
Xue, Chengbo
Wang, Guiyu
Li, Xiangnan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (06) : 1072 - 1085
[50] A FPGA implementation of a self-adaptive genetic algorithm
Thirer, Nonel
ARTIFICIAL INTELLIGENCE AND MACHINE LEARNING FOR MULTI-DOMAIN OPERATIONS APPLICATIONS II, 2020, 11413

← 1 2 3 4 5 →