Hardware implementation of a background substraction algorithm in FPGA-based platforms

被引：0
|
作者：
Calvo-Gallego, Elisa [1 ]
Sanchez-Solano, Santiago [1 ]
Brox Jimenez, Piedad [2 ]
机构：
[1] Univ Seville, Inst Microelect Sevilla IMSE CNM, CSIC, Seville, Spain
[2] Univ Seville, Dept Elect & Electromagnetism, Inst Microelect Sevilla IMSE CNM, CSIC, Seville, Spain
来源：
2015 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT) | 2015年
关键词：
background substraction; foreground extraction; hardware implementation; fuzzy logic-based techniques;
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
Different strategies for the implementation of a fuzzy logic-based background subtraction algorithm are presented in this paper. The goal of this contribution is to obtain an efficient implementation suitable to be integrated into hardware platforms with limited resources. In order to find an adequate performance-resources trade-off, the design space is explored taken into account several strategies and implementation options. The final implementation is encapsulated within an IP core that has been used in a demonstrator, built on a Spartan-3A-DSP FPGA development board, suitable for processing VGA (640x480P) @ 60 Hz.
引用
收藏
页码：1688 / 1693
页数：6
相关论文
共 50 条
  • [31] FPGA-Based Implementation of an Event-Driven Spiking Multi-Kernel Convolution Architecture
    Zhang, Jian
    Feng, Lichen
    Wang, Tengbo
    Shi, Wei
    Wang, Yuechao
    Zhang, Guohe
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (03) : 1682 - 1686
  • [32] FPGA-Based Implementation of a Novel Method for Estimating the Brillouin Frequency Shift in BOTDA and BOTDR Sensors
    Abbasnejad, Mojtaba
    Alizadeh, Bijan
    IEEE SENSORS JOURNAL, 2018, 18 (05) : 2015 - 2022
  • [33] FPGA-based Implementation of Digital Logic Design using Altera DE2 Board
    Obaid, Zeyad Assi
    Sulaiman, Nasri
    Hamidon, M. N.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2009, 9 (08): : 186 - 194
  • [34] Hardware Design and Implementation of Classic McEliece Post-Quantum Cryptosystem Based on FPGA
    Chen, Shaofen
    Lin, Haiyan
    Huang, Wenjin
    Huang, Yihua
    2022 IEEE HIGH PERFORMANCE EXTREME COMPUTING VIRTUAL CONFERENCE (HPEC), 2022,
  • [35] An efficient implementation of GLCM algorithm in FPGA
    Ben Atitallah, M. A.
    Kachouri, R.
    Kammoun, M.
    Mnif, H.
    2018 INTERNATIONAL CONFERENCE ON INTERNET OF THINGS, EMBEDDED SYSTEMS AND COMMUNICATIONS (IINTEC), 2018, : 147 - 152
  • [36] An FPGA-based pipeline for micropolarizer array imaging
    Lapray, Pierre-Jean
    Gendre, Luc
    Foulonneau, Alban
    Bigue, Laurent
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (09) : 1675 - 1689
  • [37] Fast FPGA-Based Multiobject Feature Extraction
    Gu, Qingyi
    Takaki, Takeshi
    Ishii, Idaku
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2013, 23 (01) : 30 - 45
  • [38] A Hex Itoh-Tsujii inversion algorithm for FPGA platforms
    Kalaiarasi, Murugesan
    Venkatasubramani, Vepadappu Raman
    Rajaram, Sivasubramanian
    IEICE ELECTRONICS EXPRESS, 2021, 18 (09):
  • [39] A Hardware-Oriented IME Algorithm for HEVC and Its Hardware Implementation
    Fan, Yibo
    Huang, Leilei
    Hao, Bei
    Zeng, Xiaoyang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2018, 28 (08) : 2048 - 2057
  • [40] FPGA-based Real time Extraction of visual features
    Birem, Merwan
    Berry, Franois
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
12345