Hardware implementation of a background substraction algorithm in FPGA-based platforms

被引：0
|
作者：
Calvo-Gallego, Elisa [1 ]
Sanchez-Solano, Santiago [1 ]
Brox Jimenez, Piedad [2 ]
机构：
[1] Univ Seville, Inst Microelect Sevilla IMSE CNM, CSIC, Seville, Spain
[2] Univ Seville, Dept Elect & Electromagnetism, Inst Microelect Sevilla IMSE CNM, CSIC, Seville, Spain
来源：
2015 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT) | 2015年
关键词：
background substraction; foreground extraction; hardware implementation; fuzzy logic-based techniques;
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
Different strategies for the implementation of a fuzzy logic-based background subtraction algorithm are presented in this paper. The goal of this contribution is to obtain an efficient implementation suitable to be integrated into hardware platforms with limited resources. In order to find an adequate performance-resources trade-off, the design space is explored taken into account several strategies and implementation options. The final implementation is encapsulated within an IP core that has been used in a demonstrator, built on a Spartan-3A-DSP FPGA development board, suitable for processing VGA (640x480P) @ 60 Hz.
引用
收藏
页码：1688 / 1693
页数：6
相关论文
共 50 条
  • [21] An FPGA hardware implementation of the Rijndael block cipher
    Dhoha, Chorfi
    Ben Othman, Slim
    Ben Saoud, Slim
    IEEE DTIS: 2006 International Conference on Design & Test of Integrated Systems in Nanoscale Technology, Proceedings, 2006, : 351 - 354
  • [22] Hardware implementation of the LDPC decoder in the FPGA structure
    Kuc, Mateusz
    Sulek, Wojciech
    Kania, Dariusz
    PRZEGLAD ELEKTROTECHNICZNY, 2019, 95 (03): : 58 - 62
  • [23] Efficient FPGA-Based Accelerator of the L-BFGS Algorithm for IoT Applications
    Xiong, Huiyang
    Xiong, Bohang
    Wang, Wenhao
    Tian, Jing
    Zhu, Hao
    Wang, Zhongfeng
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [24] FPGA-based implementation of the VVC low-frequency non-separable transform
    Belghith, Fatma
    Ben Jdidia, Sonda
    Abdallah, Bouthaina
    Masmoudi, Nouri
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2024, 21 (03)
  • [25] FPGA-Based Implementation of Size-Adaptive Privacy Amplification in Quantum Key Distribution
    Yang, Shen-Shen
    Bai, Zeng-Liang
    Wang, Xu-Yang
    Li, Yong-Min
    IEEE PHOTONICS JOURNAL, 2017, 9 (06):
  • [26] Development and Implementation of Parameterized FPGA-Based General Purpose Neural Networks for Online Applications
    Gomperts, Alexander
    Ukil, Abhisek
    Zurfluh, Franz
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2011, 7 (01) : 78 - 89
  • [27] FPGA Implementation of Floating Point Based Cuckoo Search Algorithm
    Issa, Hanady Hussein
    Ahmed, Saleh Mohamed Eisa
    IEEE ACCESS, 2019, 7 : 134434 - 134447
  • [28] Efficient BinDCT hardware architecture exploration and implementation on FPGA
    Ben Abdelali, Abdessalem
    Chatti, Ichraf
    Hannachi, Marwa
    Mtibaa, Abdellatif
    JOURNAL OF ADVANCED RESEARCH, 2016, 7 (06) : 909 - 922
  • [29] An Efficient Hardware Implementation of Crystal-Dilithium on FPGA
    Wu, Zixuan
    Chen, Rongmao
    Wang, Yi
    Wang, Qiong
    Peng, Wei
    INFORMATION SECURITY AND PRIVACY, PT II, ACISP 2024, 2024, 14896 : 64 - 83
  • [30] Hardware Implementation of RBF Neural Network on FPGA Coprocessor
    Yang, Zhi-gang
    Qian, Jun-lei
    INFORMATION COMPUTING AND APPLICATIONS, PT 1, 2010, 105 : 415 - 422
12345