Verilog-A Compact Model for a Novel Cu/SiO2/W Quantum Memristor

被引：0

作者：

Nandakumar, S. R. ^{[1
]}

Rajendran, Bipin ^{[1
]}

机构：

[1] New Jersey Inst Technol, Dept Elect & Comp Engn, Newark, NJ 07102 USA

来源：

2016 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD) | 2016年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we develop a Verilog-A model for a memristive device that has shown non-volatile state transitions via half-integer quantized conductance states at room temperature and an on-off ratio of similar to 10(3). The model captures the geometrical evolution of a nano-filament and maps it to conductance levels in the equivalent electrical circuit, thereby accurately capturing the DC I-V and transient response of the device. The suitability of the model for circuit simulations is illustrated via a 4 x 4 crossbar array programming simulation in HSPICE which captures the multilevel programmability of the device.

引用

页码：169 / 172

页数：4

共 50 条

[41] Vertical Nanowire FET Based Standard Cell Design Employing Verilog-A Compact Model for Higher Performance
Maheshwaram, Satish
Prakash, Om
Sharma, Mohit
Bulusu, Anand
Manhas, Sanjeev
VLSI DESIGN AND TEST, 2017, 711 : 239 - 248
[42] Reduction processes in Cu/SiO2, Co/SiO2, and CuCo/SiO2 catalysts
Smith, Miranda L.
Campos, Andrew
Spivey, James J.
CATALYSIS TODAY, 2012, 182 (01) : 60 - 66
[43] A Compact Verilog-A Model of Silicon Carrier-Injection Ring Modulators for Optical Interconnect Transceiver Circuit Design
Wang, Binhao
Li, Cheng
Chen, Chin-Hui
Yu, Kunzhi
Fiorentino, Marco
Beausoleil, Raymond G.
Palermo, Samuel
JOURNAL OF LIGHTWAVE TECHNOLOGY, 2016, 34 (12) : 2996 - 3005
[44] A new compact model for bipolar RRAMs based on truncated-cone conductive filaments-a Verilog-A approach
Gonzalez-Cordero, G.
Roldan, J. B.
Jimenez-Molinos, F.
Sune, J.
Long, S.
Liu, M.
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2016, 31 (11)
[45] A NOVEL MODEL ORDER REDUCTION APPROACH FOR GENERATING EFFICIENT NONLINEAR VERILOG-A MODELS OF MEMS GYROSCOPES
Parent, Arnaud
Krust, Arnaud
Lorenz, Gunar
Piirainen, Tommi
2015 2ND IEEE INTERNATIONAL SYMPOSIUM ON INERTIAL SENSORS AND SYSTEMS (ISISS), 2015, : 74 - 77
[46] Analytical Compact Model of Nanowire Junctionless Gate-All-Around MOSFET Implemented in Verilog-A for Circuit Simulation
Billel Smaani
Shiromani Balmukund Rahi
Samir Labiod
Silicon, 2022, 14 : 10967 - 10976
[47] A New Verilog-A Compact Model of Random Telegraph Noise in Oxide-Based RRAM for Advanced Circuit Design
Puglisi, Francesco Maria
Zagni, Nicolo
Larcher, Luca
Pavan, Paolo
2017 47TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2017, : 204 - 207
[48] Analytical Compact Model of Nanowire Junctionless Gate-All-Around MOSFET Implemented in Verilog-A for Circuit Simulation
Smaani, Billel
Rahi, Shiromani Balmukund
Labiod, Samir
SILICON, 2022, 14 (16) : 10967 - 10976
[49] Design of high-performance memristor cell using W-implanted SiO2 films
Li, Wenqing
Liu, Xinqiang
Wang, Yongqiang
Dai, Zhigao
Wu, Wei
Cheng, Li
Zhang, Yupeng
Liu, Qi
Xiao, Xiangheng
Jiang, Changzhong
APPLIED PHYSICS LETTERS, 2016, 108 (15)
[50] A Verilog-A Compact Model for Four-Wave Mixing Supporting Electronic-Photonic Co-Simulation
Zhang, Siyuan
Fan, Xiaolong
Chen, Nuo
Wang, Ken Xingze
Xu, Jing
Tan, Min
2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 16 - 19

← 1 2 3 4 5 →