Timing and data recovery circuit for high-speed optical storage drives

被引:0
|
作者
Luo, YB [1 ]
Chiueh, TD
机构
[1] Ind Technol Res Inst, SoC Technol Ctr, Taipei 10617, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
[3] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
来源
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS | 2003年 / 150卷 / 05期
关键词
D O I
10.1049/ip-cds:20030220
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new timing recovery circuit for high-speed optical storage drives is presented. The core of the timing recovery circuit is a mixed-signal-controlled oscillator (MSCO) which is controlled simultaneously by a digital signal and an analogue signal. With digital control, the MSCO can operate in a broad frequency range, with very high switching speed and flexibility. Within a small frequency step defined by a particular digital control word, an analogue control signal can then fine-tune the MSCO through a feedback loop. In addition, to accommodate the data-transition characteristics in the CD-ROM or DVD-ROM data, a new phase detector is proposed. The proposed IC also includes a frame synchronisation block and an eight-to-fourteen demodulation circuit for CD-ROM data recovery. The chip was fabricated in a 0.6-mum n-well SPTM CMOS process. The timing recovery circuit achieves an operating frequency range of 70-180 MHz and its acquisition time is much less than 1 mus while consuming only 85 mW from a 5 V power supply.
引用
收藏
页码:379 / 386
页数:8
相关论文
共 50 条
  • [41] High-speed optical signal processing and data transmission
    Weber, HG
    Ludwig, R
    Ferber, S
    Boerner, C
    Schubert, C
    Schmidt-Langhorst, C
    Hilliger, E
    Kroh, M
    Marembert, V
    ICTON 2004: 6TH INTERNATIONAL CONFERENCE ON TRANSPARENT OPTICAL NETWORKS, PROCEEDINGS, VOL 1, 2004, : 177 - 181
  • [42] High-Speed Optical Devices for Data Center Networks
    Tanaka, Shigehisa
    Suzuki, Takanori
    Adachi, Koichiro
    Nakahara, Kouji
    2018 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2018, : 19 - 20
  • [43] A parallel architecture of interpolated timing recovery for high-speed data transfer rate and wide capture-range
    Higashino, Satoru
    Kobayashi, Shoei
    Yamagami, Tamotsu
    OPTICAL DATA STORAGE 2007, 2007, 6620
  • [44] High-speed baud-rate clock and data recovery
    Musa, Faisal A.
    Carusone, Anthony Chan
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 64 - 69
  • [45] Challenges in the design of high-speed clock and data recovery circuits
    Razavi, B
    IEEE COMMUNICATIONS MAGAZINE, 2002, 40 (08) : 94 - 101
  • [46] A High-speed Method of CCD Image Data Storage System
    Zhang Feng
    Wu Qinzhang
    Ren Guoqiang
    2ND IEEE INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER CONTROL (ICACC 2010), VOL. 2, 2010, : 45 - 48
  • [47] Design of High-speed Clock Recovery Circuit for Burst-mode Applications
    Kim, Soojin
    Cho, Kyeongsoon
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 177 - 180
  • [48] Research of high-speed data storage technique in windows mode
    Zhan, L
    Xu, X
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 5, 2005, : 38 - 41
  • [49] THE TIMING OF HIGH-SPEED REGENERATIVE REPEATERS
    DELANGE, OE
    BELL SYSTEM TECHNICAL JOURNAL, 1958, 37 (06): : 1455 - 1486
  • [50] High-speed carrier recovery circuit suitable for direct digital QPSK transceivers
    Marsan, E
    Schiel, JC
    Brehm, G
    Wu, K
    Bosisio, RG
    RAWCON 2002: IEEE RADIO AND WIRELESS CONFERENCE, PROCEEDINGS, 2002, : 103 - 106