Timing and data recovery circuit for high-speed optical storage drives

被引:0
|
作者
Luo, YB [1 ]
Chiueh, TD
机构
[1] Ind Technol Res Inst, SoC Technol Ctr, Taipei 10617, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
[3] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
来源
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS | 2003年 / 150卷 / 05期
关键词
D O I
10.1049/ip-cds:20030220
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new timing recovery circuit for high-speed optical storage drives is presented. The core of the timing recovery circuit is a mixed-signal-controlled oscillator (MSCO) which is controlled simultaneously by a digital signal and an analogue signal. With digital control, the MSCO can operate in a broad frequency range, with very high switching speed and flexibility. Within a small frequency step defined by a particular digital control word, an analogue control signal can then fine-tune the MSCO through a feedback loop. In addition, to accommodate the data-transition characteristics in the CD-ROM or DVD-ROM data, a new phase detector is proposed. The proposed IC also includes a frame synchronisation block and an eight-to-fourteen demodulation circuit for CD-ROM data recovery. The chip was fabricated in a 0.6-mum n-well SPTM CMOS process. The timing recovery circuit achieves an operating frequency range of 70-180 MHz and its acquisition time is much less than 1 mus while consuming only 85 mW from a 5 V power supply.
引用
收藏
页码:379 / 386
页数:8
相关论文
共 50 条
  • [21] High-speed data aggregation storage query method
    Mu, Yicheng
    INTERNATIONAL JOURNAL OF INTERNET PROTOCOL TECHNOLOGY, 2019, 12 (03) : 167 - 172
  • [22] HIGH-SPEED DATA ANALYZER TESTS THRESHOLD AND TIMING PARAMETERS
    KIBLE, D
    ROTH, B
    DIETZE, M
    SCHOTTMER, U
    HEWLETT-PACKARD JOURNAL, 1983, 34 (07): : 14 - 25
  • [23] CARRIER RECOVERY CIRCUIT FOR COHERENT DETECTION OF HIGH-SPEED QPSK SIGNALS
    YAMAMOTO, H
    HIRADE, K
    HORIKAWA, I
    REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1976, 24 (7-8): : 642 - 650
  • [24] Timing high-speed microprocessor circuits using Picosecond Imaging Circuit Analysis
    Steen, SE
    McManus, MK
    Manzer, DG
    HIGH-SPEED IMAGING AND SEQUENCE ANALYSIS III, 2001, 4308 : 53 - 58
  • [25] Debugging Circuit for Detecting Timing Errors in Serializer for High-Speed Wireline Interfaces
    Lee, Jongchan
    Chae, Joo-Hyung
    IEEE ACCESS, 2024, 12 : 164352 - 164358
  • [26] SiGe BiCMOS PAM-4 clock and data recovery circuit for high-speed serial communications
    Hsieh, MT
    Sobelman, GE
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 305 - 308
  • [27] Ultrafast optical devices for high-speed optical data links
    Ulmer, TG
    Gross, MC
    Astar, WS
    Juodawlkis, PW
    Washburn, BR
    SpringThorpe, AJ
    Kenan, RP
    Verber, CM
    Ralph, SE
    MATERIALS AND DEVICES FOR PHOTONIC CIRCUITS, 1999, 3803 : 51 - 59
  • [28] HIGH-SPEED COMPARISON CIRCUIT
    TSOKANOV, VV
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES-USSR, 1967, (04): : 902 - &
  • [29] A high-speed median circuit
    Opris, IE
    Kovacs, GTA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (06) : 905 - 908
  • [30] High-speed circuit designs for transmitters in broadband data links
    Lee, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (05) : 1004 - 1015