Timing and data recovery circuit for high-speed optical storage drives

被引:0
|
作者
Luo, YB [1 ]
Chiueh, TD
机构
[1] Ind Technol Res Inst, SoC Technol Ctr, Taipei 10617, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
[3] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
来源
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS | 2003年 / 150卷 / 05期
关键词
D O I
10.1049/ip-cds:20030220
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new timing recovery circuit for high-speed optical storage drives is presented. The core of the timing recovery circuit is a mixed-signal-controlled oscillator (MSCO) which is controlled simultaneously by a digital signal and an analogue signal. With digital control, the MSCO can operate in a broad frequency range, with very high switching speed and flexibility. Within a small frequency step defined by a particular digital control word, an analogue control signal can then fine-tune the MSCO through a feedback loop. In addition, to accommodate the data-transition characteristics in the CD-ROM or DVD-ROM data, a new phase detector is proposed. The proposed IC also includes a frame synchronisation block and an eight-to-fourteen demodulation circuit for CD-ROM data recovery. The chip was fabricated in a 0.6-mum n-well SPTM CMOS process. The timing recovery circuit achieves an operating frequency range of 70-180 MHz and its acquisition time is much less than 1 mus while consuming only 85 mW from a 5 V power supply.
引用
收藏
页码:379 / 386
页数:8
相关论文
共 50 条
  • [1] Digital timing recovery for high speed optical drives
    Ko, SJ
    Kim, PS
    Choi, HJ
    Lee, JW
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2002, 41 (3B): : 1781 - 1782
  • [2] An ASIC Design of a High-Speed Clock and Data Recovery Circuit
    Ng, Chi-Wai
    Yu, Kai-Hung
    Sham, Chiu-Wing
    Tse, C. K. Michael
    MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 1218 - +
  • [3] All-digital timing recovery scheme for high-speed optical coherent receiver
    Zhou, Xian
    Chen, Xue
    Fan, Yang-Yang
    Beijing Youdian Daxue Xuebao/Journal of Beijing University of Posts and Telecommunications, 2010, 33 (05): : 11 - 16
  • [4] High-speed positioning control in optical disk drives
    Kudo, Kazuki
    Yamada, Ichiro
    Katoh, Kikuji
    Nippon Kikai Gakkai Ronbunshu, C Hen/Transactions of the Japan Society of Mechanical Engineers, Part C, 1991, 57 (542): : 3234 - 3239
  • [5] A CMOS high-speed data recovery circuit using the matched delay sampling technique
    Kang, JK
    Liu, WT
    Cavin, RK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (10) : 1588 - 1596
  • [6] Researchers get high-speed data storage
    Anon
    Machine Design, 2001, 73 (14)
  • [7] MODELING OF TIMING EFFECTS EASES DESIGN OF HIGH-SPEED CIRCUIT BOARDS
    MEYER, E
    COMPUTER DESIGN, 1989, 28 (17): : 42 - &
  • [8] A power and area efficient CMOS clock/data recovery circuit for high-speed serial interfaces
    Chen, DL
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (08) : 1170 - 1176
  • [9] HIGH-SPEED ELECTRIC DRIVES
    GOLTS, ME
    SOVIET ENGINEERING RESEARCH, 1986, 6 (08): : 61 - 63
  • [10] A heavy-ion tolerant clock and data recovery circuit for satellite embedded high-speed data links
    Lapuyade, H.
    Mazouffre, O.
    Goumballa, B.
    Pignol, M.
    Malou, F.
    Neveu, C.
    Pouget, V.
    Deval, Y.
    Begueret, J. B.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (06) : 2080 - 2085